Approach to design a compact reversible low power binary comparator
- Author
- HASAN BABU, Hafiz Md1 ; SALEHEEN, Nazir2 ; JAMAL, Lafifa1 ; SHEIKH MUHAMMAD SARWAR1 ; SASAO, Tsutomu3
[1] Department of Computer Science and Engineering, University of Dhaka, Bangladesh
[2] Department of Computer Science, University of Memphis, United States
[3] Department of Computer Science, Meiji University, 214-8571, Kanagawa, Japan - Source
IET computers & digital techniques (Print). 2014, Vol 8, Num 3, pp 129-139, 11 p ; ref : 26 ref
- ISSN
- 1751-8601
- Scientific domain
- Electronics; Computer science; Telecommunications
- Publisher
- Institution of Engineering and Technology, Stevenage
- Publication country
- United Kingdom
- Document type
- Article
- Language
- English
- Keyword (fr)
- Algorithme Circuit binaire Circuit comparateur Circuit puissance Conception compacte Conception logique Consommation électricité Electronique faible puissance Electronique puissance Etude comparative Evaluation performance Mappage Processeur 64 bits Signal entrée Temps retard Logique réversible
- Keyword (en)
- Algorithm Binary circuit Comparator circuit Power circuit Compact design Logic design Electric power consumption Low-power electronics Power electronics Comparative study Performance evaluation Mapping 64 bit Processor Input signal Delay time Reversible logic
- Keyword (es)
- Algoritmo Circuito binario Circuito comparador Circuito potencia Concepción compacta Concepción lógica Consumo electricidad Electrónica potencia Estudio comparativo Evaluación prestación Carta de datos Procesador 64 bits Señal entrada Tiempo retardo
- Classification
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D03 Electronics / 001D03D Electronic equipment and fabrication. Passive components, printed wiring boards, connectics
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D03 Electronics / 001D03F Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices / 001D03F06 Integrated circuits / 001D03F06B Integrated circuits by function (including memories and processors)
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D05 Electrical engineering. Electrical power engineering / 001D05H Power electronics, power supplies
- Discipline
- Electrical engineering. Electroenergetics Electronics
- Origin
- Inist-CNRS
- Database
- PASCAL
- INIST identifier
- 28507043
Sauf mention contraire ci-dessus, le contenu de cette notice bibliographique peut être utilisé dans le cadre d’une licence CC BY 4.0 Inist-CNRS / Unless otherwise stated above, the content of this bibliographic record may be used under a CC BY 4.0 licence by Inist-CNRS / A menos que se haya señalado antes, el contenido de este registro bibliográfico puede ser utilizado al amparo de una licencia CC BY 4.0 Inist-CNRS
Access to the document
Install on your browser
DOI
10.1049/iet-cdt.2013.0066 
https://dx.doi.org/10.1049/iet-cdt.2013.0066
"O:13:\"PanistOpenUrl\":36:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000idc\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:25:\"10.1049\/iet-cdt.2013.0066\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:67:\"Approach to design a compact reversible low power binary comparator\";s:9:\"\u0000*\u0000jtitle\";s:42:\"IET computers & digital techniques (Print)\";s:9:\"\u0000*\u0000stitle\";s:0:\"\";s:7:\"\u0000*\u0000date\";s:4:\"2014\";s:9:\"\u0000*\u0000volume\";s:1:\"8\";s:8:\"\u0000*\u0000issue\";s:1:\"3\";s:8:\"\u0000*\u0000spage\";s:3:\"129\";s:8:\"\u0000*\u0000epage\";s:3:\"139\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"1751-8601\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:10:\"HASAN BABU\";s:10:\"\u0000*\u0000aufirst\";s:8:\"Hafiz Md\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:4:{i:0;s:15:\"SALEHEEN, Nazir\";i:1;s:13:\"JAMAL, Lafifa\";i:2;s:22:\"SHEIKH MUHAMMAD SARWAR\";i:3;s:14:\"SASAO, Tsutomu\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:67:\"Approach to design a compact reversible low power binary comparator\";s:8:\"\u0000*\u0000place\";s:9:\"Stevenage\";s:6:\"\u0000*\u0000pub\";s:41:\"Institution of Engineering and Technology\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:2:\"11\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Panist access
"O:12:\"IstexOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:25:\"10.1049\/iet-cdt.2013.0066\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:67:\"Approach to design a compact reversible low power binary comparator\";s:9:\"\u0000*\u0000jtitle\";s:42:\"IET computers & digital techniques (Print)\";s:9:\"\u0000*\u0000stitle\";s:0:\"\";s:7:\"\u0000*\u0000date\";s:4:\"2014\";s:9:\"\u0000*\u0000volume\";s:1:\"8\";s:8:\"\u0000*\u0000issue\";s:1:\"3\";s:8:\"\u0000*\u0000spage\";s:3:\"129\";s:8:\"\u0000*\u0000epage\";s:3:\"139\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"1751-8601\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:10:\"HASAN BABU\";s:10:\"\u0000*\u0000aufirst\";s:8:\"Hafiz Md\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:4:{i:0;s:15:\"SALEHEEN, Nazir\";i:1;s:13:\"JAMAL, Lafifa\";i:2;s:22:\"SHEIKH MUHAMMAD SARWAR\";i:3;s:14:\"SASAO, Tsutomu\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:67:\"Approach to design a compact reversible low power binary comparator\";s:8:\"\u0000*\u0000place\";s:9:\"Stevenage\";s:6:\"\u0000*\u0000pub\";s:41:\"Institution of Engineering and Technology\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:2:\"11\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Istex access
"O:16:\"UnpaywallOpenUrl\":35:{s:8:\"\u0000*\u0000email\";s:27:\"assistance-portail@inist.fr\";s:6:\"\u0000*\u0000fmt\";N;s:6:\"\u0000*\u0000doi\";s:25:\"10.1049\/iet-cdt.2013.0066\";s:6:\"\u0000*\u0000pii\";N;s:7:\"\u0000*\u0000pmid\";N;s:9:\"\u0000*\u0000atitle\";N;s:9:\"\u0000*\u0000jtitle\";N;s:9:\"\u0000*\u0000stitle\";N;s:7:\"\u0000*\u0000date\";N;s:9:\"\u0000*\u0000volume\";N;s:8:\"\u0000*\u0000issue\";N;s:8:\"\u0000*\u0000spage\";N;s:8:\"\u0000*\u0000epage\";N;s:8:\"\u0000*\u0000pages\";N;s:7:\"\u0000*\u0000issn\";N;s:8:\"\u0000*\u0000eissn\";N;s:9:\"\u0000*\u0000aulast\";N;s:10:\"\u0000*\u0000aufirst\";N;s:9:\"\u0000*\u0000auinit\";N;s:10:\"\u0000*\u0000auinitm\";N;s:5:\"\u0000*\u0000au\";N;s:9:\"\u0000*\u0000aucorp\";N;s:7:\"\u0000*\u0000isbn\";N;s:8:\"\u0000*\u0000coden\";N;s:8:\"\u0000*\u0000genre\";N;s:7:\"\u0000*\u0000part\";N;s:9:\"\u0000*\u0000btitle\";N;s:8:\"\u0000*\u0000title\";N;s:8:\"\u0000*\u0000place\";N;s:6:\"\u0000*\u0000pub\";N;s:10:\"\u0000*\u0000edition\";N;s:9:\"\u0000*\u0000tpages\";N;s:9:\"\u0000*\u0000series\";N;s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";N;}"
Unpaywall access
"O:16:\"EuropePMCOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:25:\"10.1049\/iet-cdt.2013.0066\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:67:\"Approach to design a compact reversible low power binary comparator\";s:9:\"\u0000*\u0000jtitle\";s:42:\"IET computers & digital techniques (Print)\";s:9:\"\u0000*\u0000stitle\";s:0:\"\";s:7:\"\u0000*\u0000date\";s:4:\"2014\";s:9:\"\u0000*\u0000volume\";s:1:\"8\";s:8:\"\u0000*\u0000issue\";s:1:\"3\";s:8:\"\u0000*\u0000spage\";s:3:\"129\";s:8:\"\u0000*\u0000epage\";s:3:\"139\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"1751-8601\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:10:\"HASAN BABU\";s:10:\"\u0000*\u0000aufirst\";s:8:\"Hafiz Md\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:4:{i:0;s:15:\"SALEHEEN, Nazir\";i:1;s:13:\"JAMAL, Lafifa\";i:2;s:22:\"SHEIKH MUHAMMAD SARWAR\";i:3;s:14:\"SASAO, Tsutomu\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:67:\"Approach to design a compact reversible low power binary comparator\";s:8:\"\u0000*\u0000place\";s:9:\"Stevenage\";s:6:\"\u0000*\u0000pub\";s:41:\"Institution of Engineering and Technology\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:2:\"11\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Europe PubMed Central access
"O:11:\"BaseOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:25:\"10.1049\/iet-cdt.2013.0066\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:67:\"Approach to design a compact reversible low power binary comparator\";s:9:\"\u0000*\u0000jtitle\";s:42:\"IET computers & digital techniques (Print)\";s:9:\"\u0000*\u0000stitle\";s:0:\"\";s:7:\"\u0000*\u0000date\";s:4:\"2014\";s:9:\"\u0000*\u0000volume\";s:1:\"8\";s:8:\"\u0000*\u0000issue\";s:1:\"3\";s:8:\"\u0000*\u0000spage\";s:3:\"129\";s:8:\"\u0000*\u0000epage\";s:3:\"139\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"1751-8601\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:10:\"HASAN BABU\";s:10:\"\u0000*\u0000aufirst\";s:8:\"Hafiz Md\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:4:{i:0;s:15:\"SALEHEEN, Nazir\";i:1;s:13:\"JAMAL, Lafifa\";i:2;s:22:\"SHEIKH MUHAMMAD SARWAR\";i:3;s:14:\"SASAO, Tsutomu\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:67:\"Approach to design a compact reversible low power binary comparator\";s:8:\"\u0000*\u0000place\";s:9:\"Stevenage\";s:6:\"\u0000*\u0000pub\";s:41:\"Institution of Engineering and Technology\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:2:\"11\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Base Search access
"O:12:\"ArXivOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:25:\"10.1049\/iet-cdt.2013.0066\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:67:\"Approach to design a compact reversible low power binary comparator\";s:9:\"\u0000*\u0000jtitle\";s:42:\"IET computers & digital techniques (Print)\";s:9:\"\u0000*\u0000stitle\";s:0:\"\";s:7:\"\u0000*\u0000date\";s:4:\"2014\";s:9:\"\u0000*\u0000volume\";s:1:\"8\";s:8:\"\u0000*\u0000issue\";s:1:\"3\";s:8:\"\u0000*\u0000spage\";s:3:\"129\";s:8:\"\u0000*\u0000epage\";s:3:\"139\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"1751-8601\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:10:\"HASAN BABU\";s:10:\"\u0000*\u0000aufirst\";s:8:\"Hafiz Md\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:4:{i:0;s:15:\"SALEHEEN, Nazir\";i:1;s:13:\"JAMAL, Lafifa\";i:2;s:22:\"SHEIKH MUHAMMAD SARWAR\";i:3;s:14:\"SASAO, Tsutomu\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:67:\"Approach to design a compact reversible low power binary comparator\";s:8:\"\u0000*\u0000place\";s:9:\"Stevenage\";s:6:\"\u0000*\u0000pub\";s:41:\"Institution of Engineering and Technology\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:2:\"11\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
arXiv access
