22224461
Results 1 to 1 of 1
Selection :
Design procedure for two-stage CMOS opamp with optimum balancing of speed, power and noiseUDAY BHANU SINGH CHANDRAWAT; MISHRA, D. K.International journal of electronics. 2009, Vol 96, Num 11-12, pp 1145-1159, issn 0020-7217, 15 p.Article
