Design and implementation of a high level programming environment for FPGA-based image processing
- Author
- CROOKES, D1 ; BENKRID, K1 ; BOURIDANE, A1 ; ALOTAIBI, K1 ; BENKRID, A1
[1] School of Computer Science, The Queen's University of Belfast, Belfast BT7 1NN, United Kingdom - Conference title
- IPA99. Conference
- Conference name
- IPA99. Conference (7 ; Manchester 1999-07)
- Author (monograph)
- FAIRHURST, Michael (Editor)1
[1] Electronic Engineering Laboratory, University of Kent, United Kingdom - Source
IEE proceedings. Vision, image and signal processing. 2000, Vol 147, Num 4, pp 377-384 ; ref : 23 ref
- ISSN
- 1350-245X
- Scientific domain
- Telecommunications
- Publisher
- Institution of Electrical Engineers, Stevenage
- Publication country
- United Kingdom
- Document type
- Conference Paper
- Language
- English
- Keyword (fr)
- Architecture système Circuit VLSI Conception système Coprocesseur Environnement programmation Haute performance Matériel(informatique) Réseau porte programmable Traitement image
- Keyword (en)
- System architecture VLSI circuit System design Coprocessors Programming environment High performance Computer hardware Field programmable gate array Image processing
- Keyword (es)
- Arquitectura sistema Circuito VLSI Concepción sistema Medio ambiente programación Alto rendimiento Material (informática) Red puerta programable Procesamiento imagen
- Classification
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D02 Computer science; control theory; systems / 001D02C Artificial intelligence / 001D02C03 Pattern recognition. Digital image processing. Computational geometry
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D03 Electronics / 001D03F Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices / 001D03F06 Integrated circuits / 001D03F06B Integrated circuits by function (including memories and processors)
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D04 Telecommunications and information theory / 001D04A Information, signal and communications theory / 001D04A05 Signal processing / 001D04A05C Image processing
- Discipline
- Computer science : theoretical automation and systems Electronics Telecommunications and information theory
- Origin
- Inist-CNRS
- Database
- PASCAL
- INIST identifier
- 1515626
Sauf mention contraire ci-dessus, le contenu de cette notice bibliographique peut être utilisé dans le cadre d’une licence CC BY 4.0 Inist-CNRS / Unless otherwise stated above, the content of this bibliographic record may be used under a CC BY 4.0 licence by Inist-CNRS / A menos que se haya señalado antes, el contenido de este registro bibliográfico puede ser utilizado al amparo de una licencia CC BY 4.0 Inist-CNRS
Access to the document
Install on your browser
DOI
10.1049/ip-vis:20000579 
https://dx.doi.org/10.1049/ip-vis:20000579
"O:13:\"PanistOpenUrl\":36:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000idc\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:23:\"10.1049\/ip-vis:20000579\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:97:\"Design and implementation of a high level programming environment for FPGA-based image processing\";s:9:\"\u0000*\u0000jtitle\";s:52:\"IEE proceedings. Vision, image and signal processing\";s:9:\"\u0000*\u0000stitle\";s:36:\"IEE proc., Vis. image signal process\";s:7:\"\u0000*\u0000date\";s:4:\"2000\";s:9:\"\u0000*\u0000volume\";s:3:\"147\";s:8:\"\u0000*\u0000issue\";s:1:\"4\";s:8:\"\u0000*\u0000spage\";s:3:\"377\";s:8:\"\u0000*\u0000epage\";s:3:\"384\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"1350-245X\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:7:\"CROOKES\";s:10:\"\u0000*\u0000aufirst\";s:1:\"D\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:4:{i:0;s:10:\"BENKRID, K\";i:1;s:12:\"BOURIDANE, A\";i:2;s:11:\"ALOTAIBI, K\";i:3;s:10:\"BENKRID, A\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:17:\"IPA99. Conference\";s:8:\"\u0000*\u0000title\";s:97:\"Design and implementation of a high level programming environment for FPGA-based image processing\";s:8:\"\u0000*\u0000place\";s:9:\"Stevenage\";s:6:\"\u0000*\u0000pub\";s:35:\"Institution of Electrical Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Panist access
"O:12:\"IstexOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:23:\"10.1049\/ip-vis:20000579\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:97:\"Design and implementation of a high level programming environment for FPGA-based image processing\";s:9:\"\u0000*\u0000jtitle\";s:52:\"IEE proceedings. Vision, image and signal processing\";s:9:\"\u0000*\u0000stitle\";s:36:\"IEE proc., Vis. image signal process\";s:7:\"\u0000*\u0000date\";s:4:\"2000\";s:9:\"\u0000*\u0000volume\";s:3:\"147\";s:8:\"\u0000*\u0000issue\";s:1:\"4\";s:8:\"\u0000*\u0000spage\";s:3:\"377\";s:8:\"\u0000*\u0000epage\";s:3:\"384\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"1350-245X\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:7:\"CROOKES\";s:10:\"\u0000*\u0000aufirst\";s:1:\"D\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:4:{i:0;s:10:\"BENKRID, K\";i:1;s:12:\"BOURIDANE, A\";i:2;s:11:\"ALOTAIBI, K\";i:3;s:10:\"BENKRID, A\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:17:\"IPA99. Conference\";s:8:\"\u0000*\u0000title\";s:97:\"Design and implementation of a high level programming environment for FPGA-based image processing\";s:8:\"\u0000*\u0000place\";s:9:\"Stevenage\";s:6:\"\u0000*\u0000pub\";s:35:\"Institution of Electrical Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Istex access
"O:16:\"UnpaywallOpenUrl\":35:{s:8:\"\u0000*\u0000email\";s:27:\"assistance-portail@inist.fr\";s:6:\"\u0000*\u0000fmt\";N;s:6:\"\u0000*\u0000doi\";s:23:\"10.1049\/ip-vis:20000579\";s:6:\"\u0000*\u0000pii\";N;s:7:\"\u0000*\u0000pmid\";N;s:9:\"\u0000*\u0000atitle\";N;s:9:\"\u0000*\u0000jtitle\";N;s:9:\"\u0000*\u0000stitle\";N;s:7:\"\u0000*\u0000date\";N;s:9:\"\u0000*\u0000volume\";N;s:8:\"\u0000*\u0000issue\";N;s:8:\"\u0000*\u0000spage\";N;s:8:\"\u0000*\u0000epage\";N;s:8:\"\u0000*\u0000pages\";N;s:7:\"\u0000*\u0000issn\";N;s:8:\"\u0000*\u0000eissn\";N;s:9:\"\u0000*\u0000aulast\";N;s:10:\"\u0000*\u0000aufirst\";N;s:9:\"\u0000*\u0000auinit\";N;s:10:\"\u0000*\u0000auinitm\";N;s:5:\"\u0000*\u0000au\";N;s:9:\"\u0000*\u0000aucorp\";N;s:7:\"\u0000*\u0000isbn\";N;s:8:\"\u0000*\u0000coden\";N;s:8:\"\u0000*\u0000genre\";N;s:7:\"\u0000*\u0000part\";N;s:9:\"\u0000*\u0000btitle\";N;s:8:\"\u0000*\u0000title\";N;s:8:\"\u0000*\u0000place\";N;s:6:\"\u0000*\u0000pub\";N;s:10:\"\u0000*\u0000edition\";N;s:9:\"\u0000*\u0000tpages\";N;s:9:\"\u0000*\u0000series\";N;s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";N;}"
Unpaywall access
"O:16:\"EuropePMCOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:23:\"10.1049\/ip-vis:20000579\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:97:\"Design and implementation of a high level programming environment for FPGA-based image processing\";s:9:\"\u0000*\u0000jtitle\";s:52:\"IEE proceedings. Vision, image and signal processing\";s:9:\"\u0000*\u0000stitle\";s:36:\"IEE proc., Vis. image signal process\";s:7:\"\u0000*\u0000date\";s:4:\"2000\";s:9:\"\u0000*\u0000volume\";s:3:\"147\";s:8:\"\u0000*\u0000issue\";s:1:\"4\";s:8:\"\u0000*\u0000spage\";s:3:\"377\";s:8:\"\u0000*\u0000epage\";s:3:\"384\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"1350-245X\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:7:\"CROOKES\";s:10:\"\u0000*\u0000aufirst\";s:1:\"D\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:4:{i:0;s:10:\"BENKRID, K\";i:1;s:12:\"BOURIDANE, A\";i:2;s:11:\"ALOTAIBI, K\";i:3;s:10:\"BENKRID, A\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:17:\"IPA99. Conference\";s:8:\"\u0000*\u0000title\";s:97:\"Design and implementation of a high level programming environment for FPGA-based image processing\";s:8:\"\u0000*\u0000place\";s:9:\"Stevenage\";s:6:\"\u0000*\u0000pub\";s:35:\"Institution of Electrical Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Europe PubMed Central access
"O:11:\"BaseOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:23:\"10.1049\/ip-vis:20000579\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:97:\"Design and implementation of a high level programming environment for FPGA-based image processing\";s:9:\"\u0000*\u0000jtitle\";s:52:\"IEE proceedings. Vision, image and signal processing\";s:9:\"\u0000*\u0000stitle\";s:36:\"IEE proc., Vis. image signal process\";s:7:\"\u0000*\u0000date\";s:4:\"2000\";s:9:\"\u0000*\u0000volume\";s:3:\"147\";s:8:\"\u0000*\u0000issue\";s:1:\"4\";s:8:\"\u0000*\u0000spage\";s:3:\"377\";s:8:\"\u0000*\u0000epage\";s:3:\"384\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"1350-245X\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:7:\"CROOKES\";s:10:\"\u0000*\u0000aufirst\";s:1:\"D\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:4:{i:0;s:10:\"BENKRID, K\";i:1;s:12:\"BOURIDANE, A\";i:2;s:11:\"ALOTAIBI, K\";i:3;s:10:\"BENKRID, A\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:17:\"IPA99. Conference\";s:8:\"\u0000*\u0000title\";s:97:\"Design and implementation of a high level programming environment for FPGA-based image processing\";s:8:\"\u0000*\u0000place\";s:9:\"Stevenage\";s:6:\"\u0000*\u0000pub\";s:35:\"Institution of Electrical Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Base Search access
"O:12:\"ArXivOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:23:\"10.1049\/ip-vis:20000579\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:97:\"Design and implementation of a high level programming environment for FPGA-based image processing\";s:9:\"\u0000*\u0000jtitle\";s:52:\"IEE proceedings. Vision, image and signal processing\";s:9:\"\u0000*\u0000stitle\";s:36:\"IEE proc., Vis. image signal process\";s:7:\"\u0000*\u0000date\";s:4:\"2000\";s:9:\"\u0000*\u0000volume\";s:3:\"147\";s:8:\"\u0000*\u0000issue\";s:1:\"4\";s:8:\"\u0000*\u0000spage\";s:3:\"377\";s:8:\"\u0000*\u0000epage\";s:3:\"384\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"1350-245X\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:7:\"CROOKES\";s:10:\"\u0000*\u0000aufirst\";s:1:\"D\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:4:{i:0;s:10:\"BENKRID, K\";i:1;s:12:\"BOURIDANE, A\";i:2;s:11:\"ALOTAIBI, K\";i:3;s:10:\"BENKRID, A\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:17:\"IPA99. Conference\";s:8:\"\u0000*\u0000title\";s:97:\"Design and implementation of a high level programming environment for FPGA-based image processing\";s:8:\"\u0000*\u0000place\";s:9:\"Stevenage\";s:6:\"\u0000*\u0000pub\";s:35:\"Institution of Electrical Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
arXiv access
