Reliable low-power digital signal processing via reduced precision redundancy
- Author
- SHIM, Byonghyo1 ; SRIDHARA, Srinivasa R1 ; SHANBHAG, Naresh R1
[1] Coordinated Science Laboratory and the Department of Electrical and Computer Engineering, University of Illinois at Urhana-Champaign, Urbana, IL 61801, United States - Source
IEEE transactions on very large scale integration (VLSI) systems. 2004, Vol 12, Num 5, pp 497-510, 14 p ; ref : 28 ref
- ISSN
- 1063-8210
- Scientific domain
- Electronics
- Publisher
- Institute of Electrical and Electronics Engineers, Piscataway, NJ
- Publication country
- United States
- Document type
- Article
- Language
- English
- Author keyword
- Digital signal processing low-power noise-tolerance reliability supply voltage
- Keyword (fr)
- Algorithmique Circuit intégré Electronique faible puissance Fiabilité Filtre réponse impulsion finie Modulation déplacement phase en quadrature Multiplexage fréquence orthogonal Processeur signal numérique Rapport signal bruit Réseau local sans fil Taux erreur Transformation Fourier rapide Immunité bruit
- Keyword (en)
- Algorithmics Integrated circuit Low-power electronics Reliability Finite impulse response filter Quadrature phase shift keying Orthogonal frequency division multiplexing Digital signal processor Signal to noise ratio Wireless LAN Error rate Fast Fourier transformation Noise immunity
- Keyword (es)
- Algorítmica Circuito integrado Fiabilidad Filtro respuesta impulsión acabada Multiplaje frecuencia ortogonal Procesador señal numérica Relación señal ruido Indice error Transformación Fourier rápida
- Classification
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D03 Electronics / 001D03B Testing, measurement, noise and reliability
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D03 Electronics / 001D03F Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices / 001D03F06 Integrated circuits / 001D03F06A Design. Technologies. Operation analysis. Testing
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D03 Electronics / 001D03F Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices / 001D03F06 Integrated circuits / 001D03F06B Integrated circuits by function (including memories and processors)
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D03 Electronics / 001D03G Electric, optical and optoelectronic circuits / 001D03G02 Circuit properties / 001D03G02A Electronic circuits / 001D03G02A3 Frequency filters
- Discipline
- Electronics
- Origin
- Inist-CNRS
- Database
- PASCAL
- INIST identifier
- 15688401
Sauf mention contraire ci-dessus, le contenu de cette notice bibliographique peut être utilisé dans le cadre d’une licence CC BY 4.0 Inist-CNRS / Unless otherwise stated above, the content of this bibliographic record may be used under a CC BY 4.0 licence by Inist-CNRS / A menos que se haya señalado antes, el contenido de este registro bibliográfico puede ser utilizado al amparo de una licencia CC BY 4.0 Inist-CNRS
Access to the document
Install on your browser
DOI
10.1109/TVLSI.2004.826201 
https://dx.doi.org/10.1109/TVLSI.2004.826201
"O:13:\"PanistOpenUrl\":36:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000idc\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:25:\"10.1109\/TVLSI.2004.826201\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:77:\"Reliable low-power digital signal processing via reduced precision redundancy\";s:9:\"\u0000*\u0000jtitle\";s:64:\"IEEE transactions on very large scale integration (VLSI) systems\";s:9:\"\u0000*\u0000stitle\";s:51:\"IEEE trans. on very large scale integr. (VLSI) syst\";s:7:\"\u0000*\u0000date\";s:4:\"2004\";s:9:\"\u0000*\u0000volume\";s:2:\"12\";s:8:\"\u0000*\u0000issue\";s:1:\"5\";s:8:\"\u0000*\u0000spage\";s:3:\"497\";s:8:\"\u0000*\u0000epage\";s:3:\"510\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"1063-8210\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:4:\"SHIM\";s:10:\"\u0000*\u0000aufirst\";s:8:\"Byonghyo\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:2:{i:0;s:21:\"SRIDHARA, Srinivasa R\";i:1;s:18:\"SHANBHAG, Naresh R\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:77:\"Reliable low-power digital signal processing via reduced precision redundancy\";s:8:\"\u0000*\u0000place\";s:14:\"Piscataway, NJ\";s:6:\"\u0000*\u0000pub\";s:49:\"Institute of Electrical and Electronics Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:2:\"14\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Panist access
"O:12:\"IstexOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:25:\"10.1109\/TVLSI.2004.826201\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:77:\"Reliable low-power digital signal processing via reduced precision redundancy\";s:9:\"\u0000*\u0000jtitle\";s:64:\"IEEE transactions on very large scale integration (VLSI) systems\";s:9:\"\u0000*\u0000stitle\";s:51:\"IEEE trans. on very large scale integr. (VLSI) syst\";s:7:\"\u0000*\u0000date\";s:4:\"2004\";s:9:\"\u0000*\u0000volume\";s:2:\"12\";s:8:\"\u0000*\u0000issue\";s:1:\"5\";s:8:\"\u0000*\u0000spage\";s:3:\"497\";s:8:\"\u0000*\u0000epage\";s:3:\"510\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"1063-8210\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:4:\"SHIM\";s:10:\"\u0000*\u0000aufirst\";s:8:\"Byonghyo\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:2:{i:0;s:21:\"SRIDHARA, Srinivasa R\";i:1;s:18:\"SHANBHAG, Naresh R\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:77:\"Reliable low-power digital signal processing via reduced precision redundancy\";s:8:\"\u0000*\u0000place\";s:14:\"Piscataway, NJ\";s:6:\"\u0000*\u0000pub\";s:49:\"Institute of Electrical and Electronics Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:2:\"14\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Istex access
"O:16:\"UnpaywallOpenUrl\":35:{s:8:\"\u0000*\u0000email\";s:27:\"assistance-portail@inist.fr\";s:6:\"\u0000*\u0000fmt\";N;s:6:\"\u0000*\u0000doi\";s:25:\"10.1109\/TVLSI.2004.826201\";s:6:\"\u0000*\u0000pii\";N;s:7:\"\u0000*\u0000pmid\";N;s:9:\"\u0000*\u0000atitle\";N;s:9:\"\u0000*\u0000jtitle\";N;s:9:\"\u0000*\u0000stitle\";N;s:7:\"\u0000*\u0000date\";N;s:9:\"\u0000*\u0000volume\";N;s:8:\"\u0000*\u0000issue\";N;s:8:\"\u0000*\u0000spage\";N;s:8:\"\u0000*\u0000epage\";N;s:8:\"\u0000*\u0000pages\";N;s:7:\"\u0000*\u0000issn\";N;s:8:\"\u0000*\u0000eissn\";N;s:9:\"\u0000*\u0000aulast\";N;s:10:\"\u0000*\u0000aufirst\";N;s:9:\"\u0000*\u0000auinit\";N;s:10:\"\u0000*\u0000auinitm\";N;s:5:\"\u0000*\u0000au\";N;s:9:\"\u0000*\u0000aucorp\";N;s:7:\"\u0000*\u0000isbn\";N;s:8:\"\u0000*\u0000coden\";N;s:8:\"\u0000*\u0000genre\";N;s:7:\"\u0000*\u0000part\";N;s:9:\"\u0000*\u0000btitle\";N;s:8:\"\u0000*\u0000title\";N;s:8:\"\u0000*\u0000place\";N;s:6:\"\u0000*\u0000pub\";N;s:10:\"\u0000*\u0000edition\";N;s:9:\"\u0000*\u0000tpages\";N;s:9:\"\u0000*\u0000series\";N;s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";N;}"
Unpaywall access
"O:16:\"EuropePMCOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:25:\"10.1109\/TVLSI.2004.826201\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:77:\"Reliable low-power digital signal processing via reduced precision redundancy\";s:9:\"\u0000*\u0000jtitle\";s:64:\"IEEE transactions on very large scale integration (VLSI) systems\";s:9:\"\u0000*\u0000stitle\";s:51:\"IEEE trans. on very large scale integr. (VLSI) syst\";s:7:\"\u0000*\u0000date\";s:4:\"2004\";s:9:\"\u0000*\u0000volume\";s:2:\"12\";s:8:\"\u0000*\u0000issue\";s:1:\"5\";s:8:\"\u0000*\u0000spage\";s:3:\"497\";s:8:\"\u0000*\u0000epage\";s:3:\"510\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"1063-8210\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:4:\"SHIM\";s:10:\"\u0000*\u0000aufirst\";s:8:\"Byonghyo\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:2:{i:0;s:21:\"SRIDHARA, Srinivasa R\";i:1;s:18:\"SHANBHAG, Naresh R\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:77:\"Reliable low-power digital signal processing via reduced precision redundancy\";s:8:\"\u0000*\u0000place\";s:14:\"Piscataway, NJ\";s:6:\"\u0000*\u0000pub\";s:49:\"Institute of Electrical and Electronics Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:2:\"14\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Europe PubMed Central access
"O:12:\"ArXivOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:25:\"10.1109\/TVLSI.2004.826201\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:77:\"Reliable low-power digital signal processing via reduced precision redundancy\";s:9:\"\u0000*\u0000jtitle\";s:64:\"IEEE transactions on very large scale integration (VLSI) systems\";s:9:\"\u0000*\u0000stitle\";s:51:\"IEEE trans. on very large scale integr. (VLSI) syst\";s:7:\"\u0000*\u0000date\";s:4:\"2004\";s:9:\"\u0000*\u0000volume\";s:2:\"12\";s:8:\"\u0000*\u0000issue\";s:1:\"5\";s:8:\"\u0000*\u0000spage\";s:3:\"497\";s:8:\"\u0000*\u0000epage\";s:3:\"510\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"1063-8210\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:4:\"SHIM\";s:10:\"\u0000*\u0000aufirst\";s:8:\"Byonghyo\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:2:{i:0;s:21:\"SRIDHARA, Srinivasa R\";i:1;s:18:\"SHANBHAG, Naresh R\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:77:\"Reliable low-power digital signal processing via reduced precision redundancy\";s:8:\"\u0000*\u0000place\";s:14:\"Piscataway, NJ\";s:6:\"\u0000*\u0000pub\";s:49:\"Institute of Electrical and Electronics Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:2:\"14\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
arXiv access
