A versatile 90-nm CMOS charge-pump PLL for SerDes transmitter clocking
- Autor
- LOKE, Alvin L. S1 ; BARNES, Robert K1 ; TIN TIN WEE1 ; OSHIMA, Michael M2 ; MOORE, Charles E1 ; KENNEDY, Ronald R1 ; GILSDORF, Michael J1
[1] Enterprise ASIC Laboratory of Avago Technologies, Fort Collins, CO 80525, United States
[2] Enterprise ASIC Laboratory of Avago Technolo gies, San Jose, CA 95131, United States - Titulo de la conferencia
- 2005 Custom Integrated Circuits Conference
- Nombre de la conferencia
- IEEE 2005 Custom Integrated Circuits Conference (CICC) (CICC) (San Jose, CA 2005-09-18)
- Autor ( monografía)
- SAVOJ, Jafar (Author of introductory parts)1 ; KOLAGOTLA, Ravi K (Author of introductory parts)2 ; GHARPUREY, Ranjit (Author of introductory parts)3
IEEE, Solid-State Circuits Society, Piscataway NJ 08854, United States (Organiser of meeting)
[1] Rambus, Inc., Los Altos, CA 94022, United States
[2] Intel Corporation, Austin, TX 78746, United States
[3] University of Texas, Austin, TX 78712, United States - Fuente
IEEE journal of solid-state circuits. 2006, Vol 41, Num 8, pp 1894-1907, 14 p ; ref : 33 ref
- CODEN
- IJSCBC
- ISSN
- 0018-9200
- Campo Científico
- Electronics
- Editor
- Institute of Electrical and Electronics Engineers, New York, NY
- País de la publicación
- United States
- Tipo de documento
- Conference Paper
- Idioma
- English
- Palabra clave de autor
- CMOS integrated circuits dual-path loop filter frequency synthesizers jitter phase-locked loops serial links temperature sensitivity voltage-controlled oscillators
- Palabra clave (fr)
- Bobine inductance Boucle fermée Boucle verrouillage phase Canal multiple Circuit intégré CMOS Circuit intégré Circuit à la demande Convertisseur tension Diode varactor Dérive tension Emetteur Evaluation performance Gigue Intégrale parcours Miniaturisation Oscillateur commande tension Pompage charge Synthétiseur fréquence Technologie MOS complémentaire Technologie NMOS Transmission série Valeur efficace
- Palabra clave (in)
- Inductor Closed loop Phase locked loop Multiple channel CMOS integrated circuits Integrated circuit Custom circuit Voltage converter Varactor diode Voltage drift Transmitter Performance evaluation Jitter Path integral Miniaturization Voltage controlled oscillator Charge pumping Frequency synthesizer Complementary MOS technology NMOS technology Serial transmission Root mean square value
- Palabra clave (es)
- Inductor Bucle cerrado Bucle enclavamiento fase Canal múltiple Circuito integrado Circuito integrato personalizado Convertidor voltaje Diodo varactor Deriva tensión Emisor Evaluación prestación Fluctuación Integral recorrido Miniaturización Oscilador comando tensión Bombeo carga Sintetizador frecuencia Tecnología MOS complementario Tecnología NMOS Transmisión seriada Valor eficaz
- Clasificación
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D03 Electronics / 001D03F Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices / 001D03F06 Integrated circuits / 001D03F06A Design. Technologies. Operation analysis. Testing
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D03 Electronics / 001D03G Electric, optical and optoelectronic circuits / 001D03G02 Circuit properties / 001D03G02A Electronic circuits / 001D03G02A1 Oscillators, resonators, synthetizers
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D03 Electronics / 001D03G Electric, optical and optoelectronic circuits / 001D03G02 Circuit properties / 001D03G02A Electronic circuits / 001D03G02A4 Signal convertors
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D03 Electronics / 001D03G Electric, optical and optoelectronic circuits / 001D03G02 Circuit properties / 001D03G02A Electronic circuits / 001D03G02A5 Circuits of signal characteristics conditioning (including delay circuits)
- Disciplina
- Electronics
- Procedencia
- Inist-CNRS
- Base de datos
- PASCAL
- Identificador INIST
- 18032583
Sauf mention contraire ci-dessus, le contenu de cette notice bibliographique peut être utilisé dans le cadre d’une licence CC BY 4.0 Inist-CNRS / Unless otherwise stated above, the content of this bibliographic record may be used under a CC BY 4.0 licence by Inist-CNRS / A menos que se haya señalado antes, el contenido de este registro bibliográfico puede ser utilizado al amparo de una licencia CC BY 4.0 Inist-CNRS
Acceso al documento
Install on your browser
DOI
10.1109/JSSC.2006.875289 
https://dx.doi.org/10.1109/JSSC.2006.875289
"O:13:\"PanistOpenUrl\":36:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000idc\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:24:\"10.1109\/JSSC.2006.875289\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:70:\"A versatile 90-nm CMOS charge-pump PLL for SerDes transmitter clocking\";s:9:\"\u0000*\u0000jtitle\";s:36:\"IEEE journal of solid-state circuits\";s:9:\"\u0000*\u0000stitle\";s:28:\"IEEE j. solid-state circuits\";s:7:\"\u0000*\u0000date\";s:4:\"2006\";s:9:\"\u0000*\u0000volume\";s:2:\"41\";s:8:\"\u0000*\u0000issue\";s:1:\"8\";s:8:\"\u0000*\u0000spage\";s:4:\"1894\";s:8:\"\u0000*\u0000epage\";s:4:\"1907\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0018-9200\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:4:\"LOKE\";s:10:\"\u0000*\u0000aufirst\";s:10:\"Alvin L. S\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:6:{i:0;s:16:\"BARNES, Robert K\";i:1;s:11:\"TIN TIN WEE\";i:2;s:17:\"OSHIMA, Michael M\";i:3;s:16:\"MOORE, Charles E\";i:4;s:17:\"KENNEDY, Ronald R\";i:5;s:19:\"GILSDORF, Michael J\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:6:\"IJSCBC\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:42:\"2005 Custom Integrated Circuits Conference\";s:8:\"\u0000*\u0000title\";s:70:\"A versatile 90-nm CMOS charge-pump PLL for SerDes transmitter clocking\";s:8:\"\u0000*\u0000place\";s:12:\"New York, NY\";s:6:\"\u0000*\u0000pub\";s:49:\"Institute of Electrical and Electronics Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:2:\"14\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Acceso mediante Panist
"O:12:\"IstexOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:24:\"10.1109\/JSSC.2006.875289\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:70:\"A versatile 90-nm CMOS charge-pump PLL for SerDes transmitter clocking\";s:9:\"\u0000*\u0000jtitle\";s:36:\"IEEE journal of solid-state circuits\";s:9:\"\u0000*\u0000stitle\";s:28:\"IEEE j. solid-state circuits\";s:7:\"\u0000*\u0000date\";s:4:\"2006\";s:9:\"\u0000*\u0000volume\";s:2:\"41\";s:8:\"\u0000*\u0000issue\";s:1:\"8\";s:8:\"\u0000*\u0000spage\";s:4:\"1894\";s:8:\"\u0000*\u0000epage\";s:4:\"1907\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0018-9200\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:4:\"LOKE\";s:10:\"\u0000*\u0000aufirst\";s:10:\"Alvin L. S\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:6:{i:0;s:16:\"BARNES, Robert K\";i:1;s:11:\"TIN TIN WEE\";i:2;s:17:\"OSHIMA, Michael M\";i:3;s:16:\"MOORE, Charles E\";i:4;s:17:\"KENNEDY, Ronald R\";i:5;s:19:\"GILSDORF, Michael J\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:6:\"IJSCBC\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:42:\"2005 Custom Integrated Circuits Conference\";s:8:\"\u0000*\u0000title\";s:70:\"A versatile 90-nm CMOS charge-pump PLL for SerDes transmitter clocking\";s:8:\"\u0000*\u0000place\";s:12:\"New York, NY\";s:6:\"\u0000*\u0000pub\";s:49:\"Institute of Electrical and Electronics Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:2:\"14\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Acceso mediante Istex
"O:16:\"UnpaywallOpenUrl\":35:{s:8:\"\u0000*\u0000email\";s:27:\"assistance-portail@inist.fr\";s:6:\"\u0000*\u0000fmt\";N;s:6:\"\u0000*\u0000doi\";s:24:\"10.1109\/JSSC.2006.875289\";s:6:\"\u0000*\u0000pii\";N;s:7:\"\u0000*\u0000pmid\";N;s:9:\"\u0000*\u0000atitle\";N;s:9:\"\u0000*\u0000jtitle\";N;s:9:\"\u0000*\u0000stitle\";N;s:7:\"\u0000*\u0000date\";N;s:9:\"\u0000*\u0000volume\";N;s:8:\"\u0000*\u0000issue\";N;s:8:\"\u0000*\u0000spage\";N;s:8:\"\u0000*\u0000epage\";N;s:8:\"\u0000*\u0000pages\";N;s:7:\"\u0000*\u0000issn\";N;s:8:\"\u0000*\u0000eissn\";N;s:9:\"\u0000*\u0000aulast\";N;s:10:\"\u0000*\u0000aufirst\";N;s:9:\"\u0000*\u0000auinit\";N;s:10:\"\u0000*\u0000auinitm\";N;s:5:\"\u0000*\u0000au\";N;s:9:\"\u0000*\u0000aucorp\";N;s:7:\"\u0000*\u0000isbn\";N;s:8:\"\u0000*\u0000coden\";N;s:8:\"\u0000*\u0000genre\";N;s:7:\"\u0000*\u0000part\";N;s:9:\"\u0000*\u0000btitle\";N;s:8:\"\u0000*\u0000title\";N;s:8:\"\u0000*\u0000place\";N;s:6:\"\u0000*\u0000pub\";N;s:10:\"\u0000*\u0000edition\";N;s:9:\"\u0000*\u0000tpages\";N;s:9:\"\u0000*\u0000series\";N;s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";N;}"
Acceso mediante Unpaywall
"O:16:\"EuropePMCOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:24:\"10.1109\/JSSC.2006.875289\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:70:\"A versatile 90-nm CMOS charge-pump PLL for SerDes transmitter clocking\";s:9:\"\u0000*\u0000jtitle\";s:36:\"IEEE journal of solid-state circuits\";s:9:\"\u0000*\u0000stitle\";s:28:\"IEEE j. solid-state circuits\";s:7:\"\u0000*\u0000date\";s:4:\"2006\";s:9:\"\u0000*\u0000volume\";s:2:\"41\";s:8:\"\u0000*\u0000issue\";s:1:\"8\";s:8:\"\u0000*\u0000spage\";s:4:\"1894\";s:8:\"\u0000*\u0000epage\";s:4:\"1907\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0018-9200\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:4:\"LOKE\";s:10:\"\u0000*\u0000aufirst\";s:10:\"Alvin L. S\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:6:{i:0;s:16:\"BARNES, Robert K\";i:1;s:11:\"TIN TIN WEE\";i:2;s:17:\"OSHIMA, Michael M\";i:3;s:16:\"MOORE, Charles E\";i:4;s:17:\"KENNEDY, Ronald R\";i:5;s:19:\"GILSDORF, Michael J\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:6:\"IJSCBC\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:42:\"2005 Custom Integrated Circuits Conference\";s:8:\"\u0000*\u0000title\";s:70:\"A versatile 90-nm CMOS charge-pump PLL for SerDes transmitter clocking\";s:8:\"\u0000*\u0000place\";s:12:\"New York, NY\";s:6:\"\u0000*\u0000pub\";s:49:\"Institute of Electrical and Electronics Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:2:\"14\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Acceso mediante Europe PubMed Central
"O:12:\"ArXivOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:24:\"10.1109\/JSSC.2006.875289\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:70:\"A versatile 90-nm CMOS charge-pump PLL for SerDes transmitter clocking\";s:9:\"\u0000*\u0000jtitle\";s:36:\"IEEE journal of solid-state circuits\";s:9:\"\u0000*\u0000stitle\";s:28:\"IEEE j. solid-state circuits\";s:7:\"\u0000*\u0000date\";s:4:\"2006\";s:9:\"\u0000*\u0000volume\";s:2:\"41\";s:8:\"\u0000*\u0000issue\";s:1:\"8\";s:8:\"\u0000*\u0000spage\";s:4:\"1894\";s:8:\"\u0000*\u0000epage\";s:4:\"1907\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0018-9200\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:4:\"LOKE\";s:10:\"\u0000*\u0000aufirst\";s:10:\"Alvin L. S\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:6:{i:0;s:16:\"BARNES, Robert K\";i:1;s:11:\"TIN TIN WEE\";i:2;s:17:\"OSHIMA, Michael M\";i:3;s:16:\"MOORE, Charles E\";i:4;s:17:\"KENNEDY, Ronald R\";i:5;s:19:\"GILSDORF, Michael J\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:6:\"IJSCBC\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:42:\"2005 Custom Integrated Circuits Conference\";s:8:\"\u0000*\u0000title\";s:70:\"A versatile 90-nm CMOS charge-pump PLL for SerDes transmitter clocking\";s:8:\"\u0000*\u0000place\";s:12:\"New York, NY\";s:6:\"\u0000*\u0000pub\";s:49:\"Institute of Electrical and Electronics Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:2:\"14\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Acceso mediante arXiv
