Pascal and Francis Bibliographic Databases

Help

Export

Selection :

Permanent link
http://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=19105509

High-performance packet classification algorithm for many-core and multithreaded network processor

Author
DUO LIU1 ; BEI HUA1 ; XIANGHUI HU1 ; XINAN TANG2
[1] Department of Computer Science and Technology University of Science and Technology of China, Hefei, 230027, China
[2] Intel Compiler Lab SC12, 3600 Juliette Lane, Santa Clara, California, 95054, United States
Conference title
CASES 2006 (International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, October 22-25, 2006, Seoul, Korea, embedded systems week 2006)
Conference name
International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (9 ; Seoul 2006)
Author (monograph)
Association for Computing Machinery, Special Interest Group on Embedded Systems, United States (Organiser of meeting)
Source

CASES 2006 (International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, October 22-25, 2006, Seoul, Korea, embedded systems week 2006). 2006 ; 1Vol, pp 334-344, 11 p ; ref : 27 ref

ISBN
1-59593-543-6
Scientific domain
Computer science
Publisher
ACM Press, New York NY
Publication country
United States
Document type
Conference Paper
Language
English
Keyword (fr)
Algorithme récursif Allocation espace Basse vitesse Calculateur embarqué Classification Commutation paquet Compilateur Contrôle vibration Développement logiciel Equilibrage Etude expérimentale Extensibilité Gestion tâche Goulot étranglement Grande vitesse Haute performance Internet Matrice zéro un Multitâche Plan expérience Qualité service Retard Routeur Réduction donnée Valeur ajoutée
Keyword (en)
Recursive algorithm Space allocation Low speed Boarded computer Classification Packet switching Compiler Vibration control Software development Balancing Experimental study Scalability Task scheduling Bottleneck High speed High performance Internet Zero one matrix Multithread Experimental design Service quality Delay Router Data reduction Added value
Keyword (es)
Algoritmo recursivo Asignación espacio Baja velocidad Calculador embarque Clasificación Conmutación por paquete Compilador Control vibración Desarrollo logicial Equilibrado Estudio experimental Estensibilidad Gestión labor Gollete estrangulamiento Gran velocidad Alto rendimiento Internet Matriz cero uno Multitarea Plan experiencia Calidad servicio Retraso Router Reducción datos Valor añadido
Classification
Pascal
001 Exact sciences and technology / 001D Applied sciences / 001D02 Computer science; control theory; systems / 001D02B Software / 001D02B03 Language processing and microprogramming

Pascal
001 Exact sciences and technology / 001D Applied sciences / 001D02 Computer science; control theory; systems / 001D02B Software / 001D02B04 Computer systems and distributed systems. User interface

Discipline
Computer science : theoretical automation and systems
Origin
Inist-CNRS
Database
PASCAL
INIST identifier
19105509

Sauf mention contraire ci-dessus, le contenu de cette notice bibliographique peut être utilisé dans le cadre d’une licence CC BY 4.0 Inist-CNRS / Unless otherwise stated above, the content of this bibliographic record may be used under a CC BY 4.0 licence by Inist-CNRS / A menos que se haya señalado antes, el contenido de este registro bibliográfico puede ser utilizado al amparo de una licencia CC BY 4.0 Inist-CNRS

Searching the Web