A Scalable 5-15 Gbps, 14-75 mW Low-Power I/O Transceiver in 65 nm CMOS
- Author
- BALAMURUGAN, Ganesh1 ; KENNEDY, Joseph1 ; BANERJEE, Gaurab1 ; JAUSSI, James E1 ; MANSURI, Mozhgan1 ; O'MAHONY, Frank1 ; CASPER, Bryan1 ; MOONEY, Randy1
[1] Microprocessor Technology Labs, Intel Corporation, Hillsboro, OR 97124, United States - Conference title
- The 2007 Symposium on VLSI Circuits
- Conference name
- 2007 Symposium on VLSI Circuits (Kyoto 2007-06-14)
- Author (monograph)
- YANO, Kazuo (Editor)1 ; NAJAMURA, Katsu (Editor)2
[1] Hitachi, Ltd., United States
[2] Analog Devices, Inc., Wilmington, MA 01810, United States - Source
IEEE journal of solid-state circuits. 2008, Vol 43, Num 4, pp 1010-1019, 10 p ; ref : 25 ref
- CODEN
- IJSCBC
- ISSN
- 0018-9200
- Scientific domain
- Electronics
- Publisher
- Institute of Electrical and Electronics Engineers, New York, NY
- Publication country
- United States
- Document type
- Conference Paper
- Language
- English
- Author keyword
- Electrical signaling I/O power optimization high-speed I/O inductive termination low- power I/O low-power equalization passive clock distribution power-efficient links scalable circuits
- Keyword (fr)
- Circuit faible bruit Electronique faible puissance Emetteur récepteur Evaluation performance Excitateur Extensibilité Horloge Ligne transmission Ligne électrique Matrice formage Optimisation Récepteur Surface arrière Technologie MOS complémentaire Temps continu
- Keyword (en)
- Low noise circuit Low-power electronics Transceiver Performance evaluation Driver Scalability Clock Transmission line Power transmission line Die Optimization Receiver Back surface Complementary MOS technology Continuous time
- Keyword (es)
- Circuito débil ruido Emisor receptor Evaluación prestación Excitador Estensibilidad Reloj Línea transmisión Línea eléctrica Matriz formadora Optimización Receptor Superficie atrás Tecnología MOS complementario Tiempo continuo
- Classification
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D03 Electronics / 001D03D Electronic equipment and fabrication. Passive components, printed wiring boards, connectics
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D03 Electronics / 001D03F Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices / 001D03F06 Integrated circuits / 001D03F06A Design. Technologies. Operation analysis. Testing
- Discipline
- Electronics
- Origin
- Inist-CNRS
- Database
- PASCAL
- INIST identifier
- 20359110
Sauf mention contraire ci-dessus, le contenu de cette notice bibliographique peut être utilisé dans le cadre d’une licence CC BY 4.0 Inist-CNRS / Unless otherwise stated above, the content of this bibliographic record may be used under a CC BY 4.0 licence by Inist-CNRS / A menos que se haya señalado antes, el contenido de este registro bibliográfico puede ser utilizado al amparo de una licencia CC BY 4.0 Inist-CNRS
Access to the document
Install on your browser
DOI
10.1109/JSSC.2008.917522 
https://dx.doi.org/10.1109/JSSC.2008.917522
"O:13:\"PanistOpenUrl\":36:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000idc\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:24:\"10.1109\/JSSC.2008.917522\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:70:\"A Scalable 5-15 Gbps, 14-75 mW Low-Power I\/O Transceiver in 65 nm CMOS\";s:9:\"\u0000*\u0000jtitle\";s:36:\"IEEE journal of solid-state circuits\";s:9:\"\u0000*\u0000stitle\";s:28:\"IEEE j. solid-state circuits\";s:7:\"\u0000*\u0000date\";s:4:\"2008\";s:9:\"\u0000*\u0000volume\";s:2:\"43\";s:8:\"\u0000*\u0000issue\";s:1:\"4\";s:8:\"\u0000*\u0000spage\";s:4:\"1010\";s:8:\"\u0000*\u0000epage\";s:4:\"1019\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0018-9200\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:11:\"BALAMURUGAN\";s:10:\"\u0000*\u0000aufirst\";s:6:\"Ganesh\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:7:{i:0;s:15:\"KENNEDY, Joseph\";i:1;s:16:\"BANERJEE, Gaurab\";i:2;s:15:\"JAUSSI, James E\";i:3;s:16:\"MANSURI, Mozhgan\";i:4;s:15:\"O'MAHONY, Frank\";i:5;s:13:\"CASPER, Bryan\";i:6;s:13:\"MOONEY, Randy\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:6:\"IJSCBC\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:35:\"The 2007 Symposium on VLSI Circuits\";s:8:\"\u0000*\u0000title\";s:70:\"A Scalable 5-15 Gbps, 14-75 mW Low-Power I\/O Transceiver in 65 nm CMOS\";s:8:\"\u0000*\u0000place\";s:12:\"New York, NY\";s:6:\"\u0000*\u0000pub\";s:49:\"Institute of Electrical and Electronics Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:2:\"10\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Panist access
"O:12:\"IstexOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:24:\"10.1109\/JSSC.2008.917522\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:70:\"A Scalable 5-15 Gbps, 14-75 mW Low-Power I\/O Transceiver in 65 nm CMOS\";s:9:\"\u0000*\u0000jtitle\";s:36:\"IEEE journal of solid-state circuits\";s:9:\"\u0000*\u0000stitle\";s:28:\"IEEE j. solid-state circuits\";s:7:\"\u0000*\u0000date\";s:4:\"2008\";s:9:\"\u0000*\u0000volume\";s:2:\"43\";s:8:\"\u0000*\u0000issue\";s:1:\"4\";s:8:\"\u0000*\u0000spage\";s:4:\"1010\";s:8:\"\u0000*\u0000epage\";s:4:\"1019\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0018-9200\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:11:\"BALAMURUGAN\";s:10:\"\u0000*\u0000aufirst\";s:6:\"Ganesh\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:7:{i:0;s:15:\"KENNEDY, Joseph\";i:1;s:16:\"BANERJEE, Gaurab\";i:2;s:15:\"JAUSSI, James E\";i:3;s:16:\"MANSURI, Mozhgan\";i:4;s:15:\"O'MAHONY, Frank\";i:5;s:13:\"CASPER, Bryan\";i:6;s:13:\"MOONEY, Randy\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:6:\"IJSCBC\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:35:\"The 2007 Symposium on VLSI Circuits\";s:8:\"\u0000*\u0000title\";s:70:\"A Scalable 5-15 Gbps, 14-75 mW Low-Power I\/O Transceiver in 65 nm CMOS\";s:8:\"\u0000*\u0000place\";s:12:\"New York, NY\";s:6:\"\u0000*\u0000pub\";s:49:\"Institute of Electrical and Electronics Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:2:\"10\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Istex access
"O:16:\"UnpaywallOpenUrl\":35:{s:8:\"\u0000*\u0000email\";s:27:\"assistance-portail@inist.fr\";s:6:\"\u0000*\u0000fmt\";N;s:6:\"\u0000*\u0000doi\";s:24:\"10.1109\/JSSC.2008.917522\";s:6:\"\u0000*\u0000pii\";N;s:7:\"\u0000*\u0000pmid\";N;s:9:\"\u0000*\u0000atitle\";N;s:9:\"\u0000*\u0000jtitle\";N;s:9:\"\u0000*\u0000stitle\";N;s:7:\"\u0000*\u0000date\";N;s:9:\"\u0000*\u0000volume\";N;s:8:\"\u0000*\u0000issue\";N;s:8:\"\u0000*\u0000spage\";N;s:8:\"\u0000*\u0000epage\";N;s:8:\"\u0000*\u0000pages\";N;s:7:\"\u0000*\u0000issn\";N;s:8:\"\u0000*\u0000eissn\";N;s:9:\"\u0000*\u0000aulast\";N;s:10:\"\u0000*\u0000aufirst\";N;s:9:\"\u0000*\u0000auinit\";N;s:10:\"\u0000*\u0000auinitm\";N;s:5:\"\u0000*\u0000au\";N;s:9:\"\u0000*\u0000aucorp\";N;s:7:\"\u0000*\u0000isbn\";N;s:8:\"\u0000*\u0000coden\";N;s:8:\"\u0000*\u0000genre\";N;s:7:\"\u0000*\u0000part\";N;s:9:\"\u0000*\u0000btitle\";N;s:8:\"\u0000*\u0000title\";N;s:8:\"\u0000*\u0000place\";N;s:6:\"\u0000*\u0000pub\";N;s:10:\"\u0000*\u0000edition\";N;s:9:\"\u0000*\u0000tpages\";N;s:9:\"\u0000*\u0000series\";N;s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";N;}"
Unpaywall access
"O:16:\"EuropePMCOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:24:\"10.1109\/JSSC.2008.917522\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:70:\"A Scalable 5-15 Gbps, 14-75 mW Low-Power I\/O Transceiver in 65 nm CMOS\";s:9:\"\u0000*\u0000jtitle\";s:36:\"IEEE journal of solid-state circuits\";s:9:\"\u0000*\u0000stitle\";s:28:\"IEEE j. solid-state circuits\";s:7:\"\u0000*\u0000date\";s:4:\"2008\";s:9:\"\u0000*\u0000volume\";s:2:\"43\";s:8:\"\u0000*\u0000issue\";s:1:\"4\";s:8:\"\u0000*\u0000spage\";s:4:\"1010\";s:8:\"\u0000*\u0000epage\";s:4:\"1019\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0018-9200\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:11:\"BALAMURUGAN\";s:10:\"\u0000*\u0000aufirst\";s:6:\"Ganesh\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:7:{i:0;s:15:\"KENNEDY, Joseph\";i:1;s:16:\"BANERJEE, Gaurab\";i:2;s:15:\"JAUSSI, James E\";i:3;s:16:\"MANSURI, Mozhgan\";i:4;s:15:\"O'MAHONY, Frank\";i:5;s:13:\"CASPER, Bryan\";i:6;s:13:\"MOONEY, Randy\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:6:\"IJSCBC\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:35:\"The 2007 Symposium on VLSI Circuits\";s:8:\"\u0000*\u0000title\";s:70:\"A Scalable 5-15 Gbps, 14-75 mW Low-Power I\/O Transceiver in 65 nm CMOS\";s:8:\"\u0000*\u0000place\";s:12:\"New York, NY\";s:6:\"\u0000*\u0000pub\";s:49:\"Institute of Electrical and Electronics Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:2:\"10\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Europe PubMed Central access
"O:11:\"BaseOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:24:\"10.1109\/JSSC.2008.917522\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:70:\"A Scalable 5-15 Gbps, 14-75 mW Low-Power I\/O Transceiver in 65 nm CMOS\";s:9:\"\u0000*\u0000jtitle\";s:36:\"IEEE journal of solid-state circuits\";s:9:\"\u0000*\u0000stitle\";s:28:\"IEEE j. solid-state circuits\";s:7:\"\u0000*\u0000date\";s:4:\"2008\";s:9:\"\u0000*\u0000volume\";s:2:\"43\";s:8:\"\u0000*\u0000issue\";s:1:\"4\";s:8:\"\u0000*\u0000spage\";s:4:\"1010\";s:8:\"\u0000*\u0000epage\";s:4:\"1019\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0018-9200\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:11:\"BALAMURUGAN\";s:10:\"\u0000*\u0000aufirst\";s:6:\"Ganesh\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:7:{i:0;s:15:\"KENNEDY, Joseph\";i:1;s:16:\"BANERJEE, Gaurab\";i:2;s:15:\"JAUSSI, James E\";i:3;s:16:\"MANSURI, Mozhgan\";i:4;s:15:\"O'MAHONY, Frank\";i:5;s:13:\"CASPER, Bryan\";i:6;s:13:\"MOONEY, Randy\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:6:\"IJSCBC\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:35:\"The 2007 Symposium on VLSI Circuits\";s:8:\"\u0000*\u0000title\";s:70:\"A Scalable 5-15 Gbps, 14-75 mW Low-Power I\/O Transceiver in 65 nm CMOS\";s:8:\"\u0000*\u0000place\";s:12:\"New York, NY\";s:6:\"\u0000*\u0000pub\";s:49:\"Institute of Electrical and Electronics Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:2:\"10\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Base Search access
"O:12:\"ArXivOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:24:\"10.1109\/JSSC.2008.917522\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:70:\"A Scalable 5-15 Gbps, 14-75 mW Low-Power I\/O Transceiver in 65 nm CMOS\";s:9:\"\u0000*\u0000jtitle\";s:36:\"IEEE journal of solid-state circuits\";s:9:\"\u0000*\u0000stitle\";s:28:\"IEEE j. solid-state circuits\";s:7:\"\u0000*\u0000date\";s:4:\"2008\";s:9:\"\u0000*\u0000volume\";s:2:\"43\";s:8:\"\u0000*\u0000issue\";s:1:\"4\";s:8:\"\u0000*\u0000spage\";s:4:\"1010\";s:8:\"\u0000*\u0000epage\";s:4:\"1019\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0018-9200\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:11:\"BALAMURUGAN\";s:10:\"\u0000*\u0000aufirst\";s:6:\"Ganesh\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:7:{i:0;s:15:\"KENNEDY, Joseph\";i:1;s:16:\"BANERJEE, Gaurab\";i:2;s:15:\"JAUSSI, James E\";i:3;s:16:\"MANSURI, Mozhgan\";i:4;s:15:\"O'MAHONY, Frank\";i:5;s:13:\"CASPER, Bryan\";i:6;s:13:\"MOONEY, Randy\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:6:\"IJSCBC\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:35:\"The 2007 Symposium on VLSI Circuits\";s:8:\"\u0000*\u0000title\";s:70:\"A Scalable 5-15 Gbps, 14-75 mW Low-Power I\/O Transceiver in 65 nm CMOS\";s:8:\"\u0000*\u0000place\";s:12:\"New York, NY\";s:6:\"\u0000*\u0000pub\";s:49:\"Institute of Electrical and Electronics Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:2:\"10\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
arXiv access
