Reconfigurable nanoelectronics using graphene based spintronic logic gates
- Author
- DERY, Hanan1 2 ; HUI WU1 ; SHAM, Lu J7 ; CIFTCIOGLU, Berkehan1 ; HUANG, Michael1 ; YANG SONG2 ; KAWAKAMI, Roland3 ; JING SHI3 ; KRIVOROTOV, Ilya4 ; TELESCA, Donald A5 ; ZUTITC, Igor6
[1] Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York, 14627, United States
[2] Department of Physics, University of Rochester, Rochester, New York, 14627, United States
[3] Department of Physics, University of California Riverside, Riverside, CA 92521, United States
[4] Department of Physics, University of California Irvine, Irvine, CA 92697, United States
[5] Space Electronics Branch, Air Force Research Lab (AFRL/RVSEF), Kirtland AFB, NM 87117, United States
[6] Department of Physics, State University of New-York at Buffalo, Buffalo, NY 14260, United States
[7] Department of Physics, University of California San Diego, San Diego, CA 92093, United States - Conference title
- Spintronics IV (21-24 August 2011, San Diego, California, United States)
- Conference name
- Spintronics. Conference (04 ; San Diego CA 2011)
- Author (monograph)
- Drouhin, Henri-Jean M (Editor); Wegrowe, Jean-Eric (Editor); Razeghi, M (Editor)
SPIE, United States (Organiser of meeting) - Source
Proceedings of SPIE, the International Society for Optical Engineering. 2011, Vol 8100 ; 81000W.1-81000W.11 ; ref : 34 ref
- CODEN
- PSISDG
- ISSN
- 0277-786X
- ISBN
- 978-0-8194-8710-0
- Scientific domain
- Electronics; Optics; Physics
- Publisher
- SPIE, Bellingham, Wash
- Publication country
- United States
- Document type
- Conference Paper
- Language
- English
- Keyword (fr)
- Architecture reconfigurable Circuit intégré CMOS Circuit logique Circuit mémoire Compression donnée Conception circuit Consommation électricité Dispositif à mémoire Electronique spin Etat actuel Ferromagnétique Graphène Implémentation Matériau hybride Moteur recherche Nanoélectronique Porte logique Système intégré Technologie MOS complémentaire Semiconducteur bande interdite nulle
- Keyword (en)
- Reconfigurable architectures CMOS integrated circuits Logic circuit Memory circuit Data compression Circuit design Electric power consumption Memory devices Spintronics State of the art Ferromagnetic materials Graphene Implementation Hybrid material Search engine Nanoelectronics Logic gate Integrated system Complementary MOS technology Zero band gap semiconductors
- Keyword (es)
- Circuito lógico Circuito memoria Compresión dato Diseño circuito Consumo electricidad Electrónica de espin Estado actual Material ferromagnético Graphene Implementación Material híbrido Buscador Nanoelectrónica Puerta lógica Sistema integrado Tecnología MOS complementario
- Classification
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D03 Electronics / 001D03F Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices / 001D03F12 Magnetoelectric, magnetostrictive, magnetoacoustic, magnetooptic and magnetothermal devices. Spintronics
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D03 Electronics / 001D03F Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices / 001D03F18 Molecular electronics, nanoelectronics
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D03 Electronics / 001D03G Electric, optical and optoelectronic circuits / 001D03G02 Circuit properties / 001D03G02A Electronic circuits / 001D03G02A6 Digital circuits
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D03 Electronics / 001D03I Storage and reproduction of information / 001D03I02 Magnetic and optical mass memories
- Discipline
- Electronics
- Origin
- Inist-CNRS
- Database
- PASCAL
- INIST identifier
- 25519461
Sauf mention contraire ci-dessus, le contenu de cette notice bibliographique peut être utilisé dans le cadre d’une licence CC BY 4.0 Inist-CNRS / Unless otherwise stated above, the content of this bibliographic record may be used under a CC BY 4.0 licence by Inist-CNRS / A menos que se haya señalado antes, el contenido de este registro bibliográfico puede ser utilizado al amparo de una licencia CC BY 4.0 Inist-CNRS
Access to the document
Install on your browser
DOI
10.1117/12.890318 
https://dx.doi.org/10.1117/12.890318
"O:13:\"PanistOpenUrl\":36:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000idc\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:17:\"10.1117\/12.890318\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:74:\"Reconfigurable nanoelectronics using graphene based spintronic logic gates\";s:9:\"\u0000*\u0000jtitle\";s:70:\"Proceedings of SPIE, the International Society for Optical Engineering\";s:9:\"\u0000*\u0000stitle\";s:29:\"Proc. SPIE Int. Soc. Opt. Eng\";s:7:\"\u0000*\u0000date\";s:4:\"2011\";s:9:\"\u0000*\u0000volume\";s:4:\"8100\";s:8:\"\u0000*\u0000issue\";s:0:\"\";s:8:\"\u0000*\u0000spage\";s:0:\"\";s:8:\"\u0000*\u0000epage\";s:0:\"\";s:8:\"\u0000*\u0000pages\";s:18:\"81000W.1-81000W.11\";s:7:\"\u0000*\u0000issn\";s:9:\"0277-786X\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:4:\"DERY\";s:10:\"\u0000*\u0000aufirst\";s:5:\"Hanan\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:10:{i:0;s:6:\"HUI WU\";i:1;s:10:\"SHAM, Lu J\";i:2;s:20:\"CIFTCIOGLU, Berkehan\";i:3;s:14:\"HUANG, Michael\";i:4;s:9:\"YANG SONG\";i:5;s:16:\"KAWAKAMI, Roland\";i:6;s:8:\"JING SHI\";i:7;s:16:\"KRIVOROTOV, Ilya\";i:8;s:17:\"TELESCA, Donald A\";i:9;s:12:\"ZUTITC, Igor\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:17:\"978-0-8194-8710-0\";s:8:\"\u0000*\u0000coden\";s:6:\"PSISDG\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:72:\"Spintronics IV (21-24 August 2011, San Diego, California, United States)\";s:8:\"\u0000*\u0000title\";s:74:\"Reconfigurable nanoelectronics using graphene based spintronic logic gates\";s:8:\"\u0000*\u0000place\";s:16:\"Bellingham, Wash\";s:6:\"\u0000*\u0000pub\";s:4:\"SPIE\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Panist access
"O:12:\"IstexOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:17:\"10.1117\/12.890318\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:74:\"Reconfigurable nanoelectronics using graphene based spintronic logic gates\";s:9:\"\u0000*\u0000jtitle\";s:70:\"Proceedings of SPIE, the International Society for Optical Engineering\";s:9:\"\u0000*\u0000stitle\";s:29:\"Proc. SPIE Int. Soc. Opt. Eng\";s:7:\"\u0000*\u0000date\";s:4:\"2011\";s:9:\"\u0000*\u0000volume\";s:4:\"8100\";s:8:\"\u0000*\u0000issue\";s:0:\"\";s:8:\"\u0000*\u0000spage\";s:0:\"\";s:8:\"\u0000*\u0000epage\";s:0:\"\";s:8:\"\u0000*\u0000pages\";s:18:\"81000W.1-81000W.11\";s:7:\"\u0000*\u0000issn\";s:9:\"0277-786X\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:4:\"DERY\";s:10:\"\u0000*\u0000aufirst\";s:5:\"Hanan\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:10:{i:0;s:6:\"HUI WU\";i:1;s:10:\"SHAM, Lu J\";i:2;s:20:\"CIFTCIOGLU, Berkehan\";i:3;s:14:\"HUANG, Michael\";i:4;s:9:\"YANG SONG\";i:5;s:16:\"KAWAKAMI, Roland\";i:6;s:8:\"JING SHI\";i:7;s:16:\"KRIVOROTOV, Ilya\";i:8;s:17:\"TELESCA, Donald A\";i:9;s:12:\"ZUTITC, Igor\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:17:\"978-0-8194-8710-0\";s:8:\"\u0000*\u0000coden\";s:6:\"PSISDG\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:72:\"Spintronics IV (21-24 August 2011, San Diego, California, United States)\";s:8:\"\u0000*\u0000title\";s:74:\"Reconfigurable nanoelectronics using graphene based spintronic logic gates\";s:8:\"\u0000*\u0000place\";s:16:\"Bellingham, Wash\";s:6:\"\u0000*\u0000pub\";s:4:\"SPIE\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Istex access
"O:16:\"UnpaywallOpenUrl\":35:{s:8:\"\u0000*\u0000email\";s:27:\"assistance-portail@inist.fr\";s:6:\"\u0000*\u0000fmt\";N;s:6:\"\u0000*\u0000doi\";s:17:\"10.1117\/12.890318\";s:6:\"\u0000*\u0000pii\";N;s:7:\"\u0000*\u0000pmid\";N;s:9:\"\u0000*\u0000atitle\";N;s:9:\"\u0000*\u0000jtitle\";N;s:9:\"\u0000*\u0000stitle\";N;s:7:\"\u0000*\u0000date\";N;s:9:\"\u0000*\u0000volume\";N;s:8:\"\u0000*\u0000issue\";N;s:8:\"\u0000*\u0000spage\";N;s:8:\"\u0000*\u0000epage\";N;s:8:\"\u0000*\u0000pages\";N;s:7:\"\u0000*\u0000issn\";N;s:8:\"\u0000*\u0000eissn\";N;s:9:\"\u0000*\u0000aulast\";N;s:10:\"\u0000*\u0000aufirst\";N;s:9:\"\u0000*\u0000auinit\";N;s:10:\"\u0000*\u0000auinitm\";N;s:5:\"\u0000*\u0000au\";N;s:9:\"\u0000*\u0000aucorp\";N;s:7:\"\u0000*\u0000isbn\";N;s:8:\"\u0000*\u0000coden\";N;s:8:\"\u0000*\u0000genre\";N;s:7:\"\u0000*\u0000part\";N;s:9:\"\u0000*\u0000btitle\";N;s:8:\"\u0000*\u0000title\";N;s:8:\"\u0000*\u0000place\";N;s:6:\"\u0000*\u0000pub\";N;s:10:\"\u0000*\u0000edition\";N;s:9:\"\u0000*\u0000tpages\";N;s:9:\"\u0000*\u0000series\";N;s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";N;}"
Unpaywall access
"O:16:\"EuropePMCOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:17:\"10.1117\/12.890318\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:74:\"Reconfigurable nanoelectronics using graphene based spintronic logic gates\";s:9:\"\u0000*\u0000jtitle\";s:70:\"Proceedings of SPIE, the International Society for Optical Engineering\";s:9:\"\u0000*\u0000stitle\";s:29:\"Proc. SPIE Int. Soc. Opt. Eng\";s:7:\"\u0000*\u0000date\";s:4:\"2011\";s:9:\"\u0000*\u0000volume\";s:4:\"8100\";s:8:\"\u0000*\u0000issue\";s:0:\"\";s:8:\"\u0000*\u0000spage\";s:0:\"\";s:8:\"\u0000*\u0000epage\";s:0:\"\";s:8:\"\u0000*\u0000pages\";s:18:\"81000W.1-81000W.11\";s:7:\"\u0000*\u0000issn\";s:9:\"0277-786X\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:4:\"DERY\";s:10:\"\u0000*\u0000aufirst\";s:5:\"Hanan\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:10:{i:0;s:6:\"HUI WU\";i:1;s:10:\"SHAM, Lu J\";i:2;s:20:\"CIFTCIOGLU, Berkehan\";i:3;s:14:\"HUANG, Michael\";i:4;s:9:\"YANG SONG\";i:5;s:16:\"KAWAKAMI, Roland\";i:6;s:8:\"JING SHI\";i:7;s:16:\"KRIVOROTOV, Ilya\";i:8;s:17:\"TELESCA, Donald A\";i:9;s:12:\"ZUTITC, Igor\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:17:\"978-0-8194-8710-0\";s:8:\"\u0000*\u0000coden\";s:6:\"PSISDG\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:72:\"Spintronics IV (21-24 August 2011, San Diego, California, United States)\";s:8:\"\u0000*\u0000title\";s:74:\"Reconfigurable nanoelectronics using graphene based spintronic logic gates\";s:8:\"\u0000*\u0000place\";s:16:\"Bellingham, Wash\";s:6:\"\u0000*\u0000pub\";s:4:\"SPIE\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Europe PubMed Central access
"O:11:\"BaseOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:17:\"10.1117\/12.890318\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:74:\"Reconfigurable nanoelectronics using graphene based spintronic logic gates\";s:9:\"\u0000*\u0000jtitle\";s:70:\"Proceedings of SPIE, the International Society for Optical Engineering\";s:9:\"\u0000*\u0000stitle\";s:29:\"Proc. SPIE Int. Soc. Opt. Eng\";s:7:\"\u0000*\u0000date\";s:4:\"2011\";s:9:\"\u0000*\u0000volume\";s:4:\"8100\";s:8:\"\u0000*\u0000issue\";s:0:\"\";s:8:\"\u0000*\u0000spage\";s:0:\"\";s:8:\"\u0000*\u0000epage\";s:0:\"\";s:8:\"\u0000*\u0000pages\";s:18:\"81000W.1-81000W.11\";s:7:\"\u0000*\u0000issn\";s:9:\"0277-786X\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:4:\"DERY\";s:10:\"\u0000*\u0000aufirst\";s:5:\"Hanan\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:10:{i:0;s:6:\"HUI WU\";i:1;s:10:\"SHAM, Lu J\";i:2;s:20:\"CIFTCIOGLU, Berkehan\";i:3;s:14:\"HUANG, Michael\";i:4;s:9:\"YANG SONG\";i:5;s:16:\"KAWAKAMI, Roland\";i:6;s:8:\"JING SHI\";i:7;s:16:\"KRIVOROTOV, Ilya\";i:8;s:17:\"TELESCA, Donald A\";i:9;s:12:\"ZUTITC, Igor\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:17:\"978-0-8194-8710-0\";s:8:\"\u0000*\u0000coden\";s:6:\"PSISDG\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:72:\"Spintronics IV (21-24 August 2011, San Diego, California, United States)\";s:8:\"\u0000*\u0000title\";s:74:\"Reconfigurable nanoelectronics using graphene based spintronic logic gates\";s:8:\"\u0000*\u0000place\";s:16:\"Bellingham, Wash\";s:6:\"\u0000*\u0000pub\";s:4:\"SPIE\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Base Search access
"O:12:\"ArXivOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:17:\"10.1117\/12.890318\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:74:\"Reconfigurable nanoelectronics using graphene based spintronic logic gates\";s:9:\"\u0000*\u0000jtitle\";s:70:\"Proceedings of SPIE, the International Society for Optical Engineering\";s:9:\"\u0000*\u0000stitle\";s:29:\"Proc. SPIE Int. Soc. Opt. Eng\";s:7:\"\u0000*\u0000date\";s:4:\"2011\";s:9:\"\u0000*\u0000volume\";s:4:\"8100\";s:8:\"\u0000*\u0000issue\";s:0:\"\";s:8:\"\u0000*\u0000spage\";s:0:\"\";s:8:\"\u0000*\u0000epage\";s:0:\"\";s:8:\"\u0000*\u0000pages\";s:18:\"81000W.1-81000W.11\";s:7:\"\u0000*\u0000issn\";s:9:\"0277-786X\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:4:\"DERY\";s:10:\"\u0000*\u0000aufirst\";s:5:\"Hanan\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:10:{i:0;s:6:\"HUI WU\";i:1;s:10:\"SHAM, Lu J\";i:2;s:20:\"CIFTCIOGLU, Berkehan\";i:3;s:14:\"HUANG, Michael\";i:4;s:9:\"YANG SONG\";i:5;s:16:\"KAWAKAMI, Roland\";i:6;s:8:\"JING SHI\";i:7;s:16:\"KRIVOROTOV, Ilya\";i:8;s:17:\"TELESCA, Donald A\";i:9;s:12:\"ZUTITC, Igor\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:17:\"978-0-8194-8710-0\";s:8:\"\u0000*\u0000coden\";s:6:\"PSISDG\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:72:\"Spintronics IV (21-24 August 2011, San Diego, California, United States)\";s:8:\"\u0000*\u0000title\";s:74:\"Reconfigurable nanoelectronics using graphene based spintronic logic gates\";s:8:\"\u0000*\u0000place\";s:16:\"Bellingham, Wash\";s:6:\"\u0000*\u0000pub\";s:4:\"SPIE\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
arXiv access
