System level Architectural Synthesis & Compilation Technique in Reconfigurable Computing System
- Author
- SINGH, Sunil Kr1 ; SINGH, R. K2 ; BHATIA, M. P. S3
[1] Ph.D, Research scholar, Uttarakhand Technical University, Uttarakhand, India
[2] Professor, Uttarakhand Technical University, Uttarakhand, India
[3] Professor, Netaji Subhash Institute of Technology (NSIT), New Delhi, India - Conference title
- ESA 2010 : proceedings of the 2010 international conference on embedded systems & applications (Las Vegas NV, July 12-15, 2010)
- Conference name
- Embedded systems & applications. International conference (Las Vegas NV 2010-07-12) = WorldComp'2010 (Las Vegas NV 2010-07-12)
- Author (monograph)
- Arabnia, Hamid R (Editor); Solo, Ashu M.G (Editor)
- Source
ESA 2010 : proceedings of the 2010 international conference on embedded systems & applications (Las Vegas NV, July 12-15, 2010). 2010, pp 109-115, 7 p ; ref : 16 ref
- ISBN
- 1-60132-141-4
- Scientific domain
- Computer science
- Publisher
- CSREA Press, [S.l.]
- Publication country
- United States
- Document type
- Conference Paper
- Language
- English
- Keyword (fr)
- Architecture circuit Architecture système Circuit à la demande Compilation Critère performance Evaluation performance Haute performance Indice aptitude Modélisation Méthode adaptative Réseau porte programmable Architecture reconfigurable
- Keyword (en)
- Circuit architecture System architecture Custom circuit Compilation Performance requirement Performance evaluation High performance Capability index Modeling Adaptive method Field programmable gate array Reconfigurable architectures
- Keyword (es)
- Arquitectura circuito Arquitectura sistema Circuito integrato personalizado Compilación Criterio resultado Evaluación prestación Alto rendimiento Indice aptitud Modelización Método adaptativo Red puerta programable Arquitectura reconfigurable
- Classification
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D02 Computer science; control theory; systems / 001D02B Software / 001D02B09 Software engineering
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D03 Electronics / 001D03F Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices / 001D03F06 Integrated circuits / 001D03F06B Integrated circuits by function (including memories and processors)
- Discipline
- Computer science : theoretical automation and systems Electronics
- Origin
- Inist-CNRS
- Database
- PASCAL
- INIST identifier
- 26134328
Sauf mention contraire ci-dessus, le contenu de cette notice bibliographique peut être utilisé dans le cadre d’une licence CC BY 4.0 Inist-CNRS / Unless otherwise stated above, the content of this bibliographic record may be used under a CC BY 4.0 licence by Inist-CNRS / A menos que se haya señalado antes, el contenido de este registro bibliográfico puede ser utilizado al amparo de una licencia CC BY 4.0 Inist-CNRS
Install on your browser
"O:13:\"PanistOpenUrl\":36:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000idc\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:0:\"\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:95:\"System level Architectural Synthesis & Compilation Technique in Reconfigurable Computing System\";s:9:\"\u0000*\u0000jtitle\";s:0:\"\";s:9:\"\u0000*\u0000stitle\";s:0:\"\";s:7:\"\u0000*\u0000date\";s:4:\"2010\";s:9:\"\u0000*\u0000volume\";s:0:\"\";s:8:\"\u0000*\u0000issue\";s:0:\"\";s:8:\"\u0000*\u0000spage\";s:3:\"109\";s:8:\"\u0000*\u0000epage\";s:3:\"115\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:0:\"\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:5:\"SINGH\";s:10:\"\u0000*\u0000aufirst\";s:8:\"Sunil Kr\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:2:{i:0;s:11:\"SINGH, R. K\";i:1;s:15:\"BHATIA, M. P. S\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:13:\"1-60132-141-4\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:127:\"ESA 2010 : proceedings of the 2010 international conference on embedded systems & applications (Las Vegas NV, July 12-15, 2010)\";s:8:\"\u0000*\u0000title\";s:95:\"System level Architectural Synthesis & Compilation Technique in Reconfigurable Computing System\";s:8:\"\u0000*\u0000place\";s:6:\"[S.l.]\";s:6:\"\u0000*\u0000pub\";s:11:\"CSREA Press\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:1:\"7\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Panist access
"O:12:\"IstexOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:0:\"\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:95:\"System level Architectural Synthesis & Compilation Technique in Reconfigurable Computing System\";s:9:\"\u0000*\u0000jtitle\";s:0:\"\";s:9:\"\u0000*\u0000stitle\";s:0:\"\";s:7:\"\u0000*\u0000date\";s:4:\"2010\";s:9:\"\u0000*\u0000volume\";s:0:\"\";s:8:\"\u0000*\u0000issue\";s:0:\"\";s:8:\"\u0000*\u0000spage\";s:3:\"109\";s:8:\"\u0000*\u0000epage\";s:3:\"115\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:0:\"\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:5:\"SINGH\";s:10:\"\u0000*\u0000aufirst\";s:8:\"Sunil Kr\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:2:{i:0;s:11:\"SINGH, R. K\";i:1;s:15:\"BHATIA, M. P. S\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:13:\"1-60132-141-4\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:127:\"ESA 2010 : proceedings of the 2010 international conference on embedded systems & applications (Las Vegas NV, July 12-15, 2010)\";s:8:\"\u0000*\u0000title\";s:95:\"System level Architectural Synthesis & Compilation Technique in Reconfigurable Computing System\";s:8:\"\u0000*\u0000place\";s:6:\"[S.l.]\";s:6:\"\u0000*\u0000pub\";s:11:\"CSREA Press\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:1:\"7\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Istex access
"O:16:\"EuropePMCOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:0:\"\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:95:\"System level Architectural Synthesis & Compilation Technique in Reconfigurable Computing System\";s:9:\"\u0000*\u0000jtitle\";s:0:\"\";s:9:\"\u0000*\u0000stitle\";s:0:\"\";s:7:\"\u0000*\u0000date\";s:4:\"2010\";s:9:\"\u0000*\u0000volume\";s:0:\"\";s:8:\"\u0000*\u0000issue\";s:0:\"\";s:8:\"\u0000*\u0000spage\";s:3:\"109\";s:8:\"\u0000*\u0000epage\";s:3:\"115\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:0:\"\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:5:\"SINGH\";s:10:\"\u0000*\u0000aufirst\";s:8:\"Sunil Kr\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:2:{i:0;s:11:\"SINGH, R. K\";i:1;s:15:\"BHATIA, M. P. S\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:13:\"1-60132-141-4\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:127:\"ESA 2010 : proceedings of the 2010 international conference on embedded systems & applications (Las Vegas NV, July 12-15, 2010)\";s:8:\"\u0000*\u0000title\";s:95:\"System level Architectural Synthesis & Compilation Technique in Reconfigurable Computing System\";s:8:\"\u0000*\u0000place\";s:6:\"[S.l.]\";s:6:\"\u0000*\u0000pub\";s:11:\"CSREA Press\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:1:\"7\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Europe PubMed Central access
"O:11:\"BaseOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:0:\"\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:95:\"System level Architectural Synthesis & Compilation Technique in Reconfigurable Computing System\";s:9:\"\u0000*\u0000jtitle\";s:0:\"\";s:9:\"\u0000*\u0000stitle\";s:0:\"\";s:7:\"\u0000*\u0000date\";s:4:\"2010\";s:9:\"\u0000*\u0000volume\";s:0:\"\";s:8:\"\u0000*\u0000issue\";s:0:\"\";s:8:\"\u0000*\u0000spage\";s:3:\"109\";s:8:\"\u0000*\u0000epage\";s:3:\"115\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:0:\"\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:5:\"SINGH\";s:10:\"\u0000*\u0000aufirst\";s:8:\"Sunil Kr\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:2:{i:0;s:11:\"SINGH, R. K\";i:1;s:15:\"BHATIA, M. P. S\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:13:\"1-60132-141-4\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:127:\"ESA 2010 : proceedings of the 2010 international conference on embedded systems & applications (Las Vegas NV, July 12-15, 2010)\";s:8:\"\u0000*\u0000title\";s:95:\"System level Architectural Synthesis & Compilation Technique in Reconfigurable Computing System\";s:8:\"\u0000*\u0000place\";s:6:\"[S.l.]\";s:6:\"\u0000*\u0000pub\";s:11:\"CSREA Press\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:1:\"7\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Base Search access
"O:12:\"ArXivOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:0:\"\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:95:\"System level Architectural Synthesis & Compilation Technique in Reconfigurable Computing System\";s:9:\"\u0000*\u0000jtitle\";s:0:\"\";s:9:\"\u0000*\u0000stitle\";s:0:\"\";s:7:\"\u0000*\u0000date\";s:4:\"2010\";s:9:\"\u0000*\u0000volume\";s:0:\"\";s:8:\"\u0000*\u0000issue\";s:0:\"\";s:8:\"\u0000*\u0000spage\";s:3:\"109\";s:8:\"\u0000*\u0000epage\";s:3:\"115\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:0:\"\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:5:\"SINGH\";s:10:\"\u0000*\u0000aufirst\";s:8:\"Sunil Kr\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:2:{i:0;s:11:\"SINGH, R. K\";i:1;s:15:\"BHATIA, M. P. S\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:13:\"1-60132-141-4\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:127:\"ESA 2010 : proceedings of the 2010 international conference on embedded systems & applications (Las Vegas NV, July 12-15, 2010)\";s:8:\"\u0000*\u0000title\";s:95:\"System level Architectural Synthesis & Compilation Technique in Reconfigurable Computing System\";s:8:\"\u0000*\u0000place\";s:6:\"[S.l.]\";s:6:\"\u0000*\u0000pub\";s:11:\"CSREA Press\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:1:\"7\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
arXiv access
