LUT-based FPGA technology mapping under arbitrary net-delay models
- Author
- CONG, J1 ; YUZHENG DING1 ; TONG GAO; KUANG-CHIEN CHEN
[1] Univ. California, dep. computer sci., Los Angeles CA 90024, United States - Conference title
- Modelling, rendering and animation techniques
- Conference name
- CAD/Graphics '93. Conference (Beijing 1993-08)
- Author (monograph)
- ZESHENG TANG
China Computer Federation, China (Funder/Sponsor)
Tsinghua University, Beijing, China (Funder/Sponsor)
Tsinghua univ., dep. computer sci. technology, Beijing, China - Source
Computers & graphics. 1994, Vol 18, Num 4, pp 507-516 ; ref : 17 ref
- CODEN
- COGRD2
- ISSN
- 0097-8493
- Scientific domain
- Control theory, operational research; Mechanical engineering; Computer science
- Publisher
- Elsevier Science, Oxford
- Publication country
- United Kingdom
- Document type
- Conference Paper
- Language
- English
- Keyword (fr)
- Circuit VLSI Conception Réseau logique programmable Temps polynomial Boolean network Field programmable gate array MCNC benchmark Mapping Net delay model Network flow computation
- Keyword (en)
- VLSI circuit Design Programmable logic array Polynomial time
- Keyword (es)
- Circuito VLSI Diseño Red lógica programable Tiempo polinomial
- Classification
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D02 Computer science; control theory; systems / 001D02B Software / 001D02B08 Simulation
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D03 Electronics / 001D03G Electric, optical and optoelectronic circuits / 001D03G01 Theoretical study. Circuits analysis and design
- Discipline
- Computer science : theoretical automation and systems Electronics
- Origin
- Inist-CNRS
- Database
- PASCAL
- INIST identifier
- 3361678
Sauf mention contraire ci-dessus, le contenu de cette notice bibliographique peut être utilisé dans le cadre d’une licence CC BY 4.0 Inist-CNRS / Unless otherwise stated above, the content of this bibliographic record may be used under a CC BY 4.0 licence by Inist-CNRS / A menos que se haya señalado antes, el contenido de este registro bibliográfico puede ser utilizado al amparo de una licencia CC BY 4.0 Inist-CNRS
Access to the document
Install on your browser
DOI
10.1016/0097-8493(94)90063-9 
https://dx.doi.org/10.1016/0097-8493(94)90063-9
"O:13:\"PanistOpenUrl\":36:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000idc\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:28:\"10.1016\/0097-8493(94)90063-9\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:66:\"LUT-based FPGA technology mapping under arbitrary net-delay models\";s:9:\"\u0000*\u0000jtitle\";s:20:\"Computers & graphics\";s:9:\"\u0000*\u0000stitle\";s:13:\"Comput. graph\";s:7:\"\u0000*\u0000date\";s:4:\"1994\";s:9:\"\u0000*\u0000volume\";s:2:\"18\";s:8:\"\u0000*\u0000issue\";s:1:\"4\";s:8:\"\u0000*\u0000spage\";s:3:\"507\";s:8:\"\u0000*\u0000epage\";s:3:\"516\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0097-8493\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:4:\"CONG\";s:10:\"\u0000*\u0000aufirst\";s:1:\"J\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:3:{i:0;s:12:\"YUZHENG DING\";i:1;s:8:\"TONG GAO\";i:2;s:16:\"KUANG-CHIEN CHEN\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:6:\"COGRD2\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:45:\"Modelling, rendering and animation techniques\";s:8:\"\u0000*\u0000title\";s:66:\"LUT-based FPGA technology mapping under arbitrary net-delay models\";s:8:\"\u0000*\u0000place\";s:6:\"Oxford\";s:6:\"\u0000*\u0000pub\";s:16:\"Elsevier Science\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Panist access
"O:12:\"IstexOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:28:\"10.1016\/0097-8493(94)90063-9\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:66:\"LUT-based FPGA technology mapping under arbitrary net-delay models\";s:9:\"\u0000*\u0000jtitle\";s:20:\"Computers & graphics\";s:9:\"\u0000*\u0000stitle\";s:13:\"Comput. graph\";s:7:\"\u0000*\u0000date\";s:4:\"1994\";s:9:\"\u0000*\u0000volume\";s:2:\"18\";s:8:\"\u0000*\u0000issue\";s:1:\"4\";s:8:\"\u0000*\u0000spage\";s:3:\"507\";s:8:\"\u0000*\u0000epage\";s:3:\"516\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0097-8493\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:4:\"CONG\";s:10:\"\u0000*\u0000aufirst\";s:1:\"J\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:3:{i:0;s:12:\"YUZHENG DING\";i:1;s:8:\"TONG GAO\";i:2;s:16:\"KUANG-CHIEN CHEN\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:6:\"COGRD2\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:45:\"Modelling, rendering and animation techniques\";s:8:\"\u0000*\u0000title\";s:66:\"LUT-based FPGA technology mapping under arbitrary net-delay models\";s:8:\"\u0000*\u0000place\";s:6:\"Oxford\";s:6:\"\u0000*\u0000pub\";s:16:\"Elsevier Science\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Istex access
"O:16:\"UnpaywallOpenUrl\":35:{s:8:\"\u0000*\u0000email\";s:27:\"assistance-portail@inist.fr\";s:6:\"\u0000*\u0000fmt\";N;s:6:\"\u0000*\u0000doi\";s:28:\"10.1016\/0097-8493(94)90063-9\";s:6:\"\u0000*\u0000pii\";N;s:7:\"\u0000*\u0000pmid\";N;s:9:\"\u0000*\u0000atitle\";N;s:9:\"\u0000*\u0000jtitle\";N;s:9:\"\u0000*\u0000stitle\";N;s:7:\"\u0000*\u0000date\";N;s:9:\"\u0000*\u0000volume\";N;s:8:\"\u0000*\u0000issue\";N;s:8:\"\u0000*\u0000spage\";N;s:8:\"\u0000*\u0000epage\";N;s:8:\"\u0000*\u0000pages\";N;s:7:\"\u0000*\u0000issn\";N;s:8:\"\u0000*\u0000eissn\";N;s:9:\"\u0000*\u0000aulast\";N;s:10:\"\u0000*\u0000aufirst\";N;s:9:\"\u0000*\u0000auinit\";N;s:10:\"\u0000*\u0000auinitm\";N;s:5:\"\u0000*\u0000au\";N;s:9:\"\u0000*\u0000aucorp\";N;s:7:\"\u0000*\u0000isbn\";N;s:8:\"\u0000*\u0000coden\";N;s:8:\"\u0000*\u0000genre\";N;s:7:\"\u0000*\u0000part\";N;s:9:\"\u0000*\u0000btitle\";N;s:8:\"\u0000*\u0000title\";N;s:8:\"\u0000*\u0000place\";N;s:6:\"\u0000*\u0000pub\";N;s:10:\"\u0000*\u0000edition\";N;s:9:\"\u0000*\u0000tpages\";N;s:9:\"\u0000*\u0000series\";N;s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";N;}"
Unpaywall access
"O:16:\"EuropePMCOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:28:\"10.1016\/0097-8493(94)90063-9\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:66:\"LUT-based FPGA technology mapping under arbitrary net-delay models\";s:9:\"\u0000*\u0000jtitle\";s:20:\"Computers & graphics\";s:9:\"\u0000*\u0000stitle\";s:13:\"Comput. graph\";s:7:\"\u0000*\u0000date\";s:4:\"1994\";s:9:\"\u0000*\u0000volume\";s:2:\"18\";s:8:\"\u0000*\u0000issue\";s:1:\"4\";s:8:\"\u0000*\u0000spage\";s:3:\"507\";s:8:\"\u0000*\u0000epage\";s:3:\"516\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0097-8493\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:4:\"CONG\";s:10:\"\u0000*\u0000aufirst\";s:1:\"J\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:3:{i:0;s:12:\"YUZHENG DING\";i:1;s:8:\"TONG GAO\";i:2;s:16:\"KUANG-CHIEN CHEN\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:6:\"COGRD2\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:45:\"Modelling, rendering and animation techniques\";s:8:\"\u0000*\u0000title\";s:66:\"LUT-based FPGA technology mapping under arbitrary net-delay models\";s:8:\"\u0000*\u0000place\";s:6:\"Oxford\";s:6:\"\u0000*\u0000pub\";s:16:\"Elsevier Science\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Europe PubMed Central access
"O:11:\"BaseOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:28:\"10.1016\/0097-8493(94)90063-9\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:66:\"LUT-based FPGA technology mapping under arbitrary net-delay models\";s:9:\"\u0000*\u0000jtitle\";s:20:\"Computers & graphics\";s:9:\"\u0000*\u0000stitle\";s:13:\"Comput. graph\";s:7:\"\u0000*\u0000date\";s:4:\"1994\";s:9:\"\u0000*\u0000volume\";s:2:\"18\";s:8:\"\u0000*\u0000issue\";s:1:\"4\";s:8:\"\u0000*\u0000spage\";s:3:\"507\";s:8:\"\u0000*\u0000epage\";s:3:\"516\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0097-8493\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:4:\"CONG\";s:10:\"\u0000*\u0000aufirst\";s:1:\"J\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:3:{i:0;s:12:\"YUZHENG DING\";i:1;s:8:\"TONG GAO\";i:2;s:16:\"KUANG-CHIEN CHEN\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:6:\"COGRD2\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:45:\"Modelling, rendering and animation techniques\";s:8:\"\u0000*\u0000title\";s:66:\"LUT-based FPGA technology mapping under arbitrary net-delay models\";s:8:\"\u0000*\u0000place\";s:6:\"Oxford\";s:6:\"\u0000*\u0000pub\";s:16:\"Elsevier Science\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Base Search access
"O:12:\"ArXivOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:10:\"proceeding\";s:6:\"\u0000*\u0000doi\";s:28:\"10.1016\/0097-8493(94)90063-9\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:66:\"LUT-based FPGA technology mapping under arbitrary net-delay models\";s:9:\"\u0000*\u0000jtitle\";s:20:\"Computers & graphics\";s:9:\"\u0000*\u0000stitle\";s:13:\"Comput. graph\";s:7:\"\u0000*\u0000date\";s:4:\"1994\";s:9:\"\u0000*\u0000volume\";s:2:\"18\";s:8:\"\u0000*\u0000issue\";s:1:\"4\";s:8:\"\u0000*\u0000spage\";s:3:\"507\";s:8:\"\u0000*\u0000epage\";s:3:\"516\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0097-8493\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:4:\"CONG\";s:10:\"\u0000*\u0000aufirst\";s:1:\"J\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:3:{i:0;s:12:\"YUZHENG DING\";i:1;s:8:\"TONG GAO\";i:2;s:16:\"KUANG-CHIEN CHEN\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:6:\"COGRD2\";s:8:\"\u0000*\u0000genre\";s:10:\"proceeding\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:45:\"Modelling, rendering and animation techniques\";s:8:\"\u0000*\u0000title\";s:66:\"LUT-based FPGA technology mapping under arbitrary net-delay models\";s:8:\"\u0000*\u0000place\";s:6:\"Oxford\";s:6:\"\u0000*\u0000pub\";s:16:\"Elsevier Science\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
arXiv access
