Educational tool for design of parallel processing systems
- Author
- DIAB, H. B; TABBARA, H. S
American univ. Beirut, fac. eng. architecture, Beirut, Lebanon - Source
IEE proceedings. A. Science, measurement and technology. 1992, Vol 139, Num 1, pp 1-8 ; ref : 15 ref
- ISSN
- 0960-7641
- Scientific domain
- Electronics; Electrical engineering; Physics
- Publisher
- Institution of Electrical Engineers, London
- Publication country
- United Kingdom
- Document type
- Article
- Language
- English
- Keyword (fr)
- Architecture système Calculateur MIMD Calculateur SIMD Enseignement assisté ordinateur Ordinateur Progiciel Simulation Système conversationnel Système informatique Traitement parallèle Calculateur MISD
- Keyword (en)
- System architecture MIMD computer SIMD computer Computer assisted teaching Computer Software package Simulation Interactive system Computer system Parallel processing
- Keyword (es)
- Arquitectura sistema Enseñanza asistida por computador Computadora Simulación Sistema conversacional Sistema informático Tratamiento paralelo
- Classification
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D03 Electronics / 001D03J Hardware / 001D03J07 Computers, microcomputers
- Discipline
- Electronics
- Origin
- Inist-CNRS
- Database
- PASCAL
- INIST identifier
- 5241062
Sauf mention contraire ci-dessus, le contenu de cette notice bibliographique peut être utilisé dans le cadre d’une licence CC BY 4.0 Inist-CNRS / Unless otherwise stated above, the content of this bibliographic record may be used under a CC BY 4.0 licence by Inist-CNRS / A menos que se haya señalado antes, el contenido de este registro bibliográfico puede ser utilizado al amparo de una licencia CC BY 4.0 Inist-CNRS
Access to the document
Install on your browser
DOI
10.1049/ip-a-3.1992.0001 
https://dx.doi.org/10.1049/ip-a-3.1992.0001
"O:13:\"PanistOpenUrl\":36:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000idc\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:24:\"10.1049\/ip-a-3.1992.0001\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:58:\"Educational tool for design of parallel processing systems\";s:9:\"\u0000*\u0000jtitle\";s:55:\"IEE proceedings. A. Science, measurement and technology\";s:9:\"\u0000*\u0000stitle\";s:31:\"IEE proc., A Sci. meas. technol\";s:7:\"\u0000*\u0000date\";s:4:\"1992\";s:9:\"\u0000*\u0000volume\";s:3:\"139\";s:8:\"\u0000*\u0000issue\";s:1:\"1\";s:8:\"\u0000*\u0000spage\";s:1:\"1\";s:8:\"\u0000*\u0000epage\";s:1:\"8\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0960-7641\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:4:\"DIAB\";s:10:\"\u0000*\u0000aufirst\";s:4:\"H. B\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:1:{i:0;s:13:\"TABBARA, H. S\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:58:\"Educational tool for design of parallel processing systems\";s:8:\"\u0000*\u0000place\";s:6:\"London\";s:6:\"\u0000*\u0000pub\";s:35:\"Institution of Electrical Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Panist access
"O:12:\"IstexOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:24:\"10.1049\/ip-a-3.1992.0001\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:58:\"Educational tool for design of parallel processing systems\";s:9:\"\u0000*\u0000jtitle\";s:55:\"IEE proceedings. A. Science, measurement and technology\";s:9:\"\u0000*\u0000stitle\";s:31:\"IEE proc., A Sci. meas. technol\";s:7:\"\u0000*\u0000date\";s:4:\"1992\";s:9:\"\u0000*\u0000volume\";s:3:\"139\";s:8:\"\u0000*\u0000issue\";s:1:\"1\";s:8:\"\u0000*\u0000spage\";s:1:\"1\";s:8:\"\u0000*\u0000epage\";s:1:\"8\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0960-7641\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:4:\"DIAB\";s:10:\"\u0000*\u0000aufirst\";s:4:\"H. B\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:1:{i:0;s:13:\"TABBARA, H. S\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:58:\"Educational tool for design of parallel processing systems\";s:8:\"\u0000*\u0000place\";s:6:\"London\";s:6:\"\u0000*\u0000pub\";s:35:\"Institution of Electrical Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Istex access
"O:16:\"UnpaywallOpenUrl\":35:{s:8:\"\u0000*\u0000email\";s:27:\"assistance-portail@inist.fr\";s:6:\"\u0000*\u0000fmt\";N;s:6:\"\u0000*\u0000doi\";s:24:\"10.1049\/ip-a-3.1992.0001\";s:6:\"\u0000*\u0000pii\";N;s:7:\"\u0000*\u0000pmid\";N;s:9:\"\u0000*\u0000atitle\";N;s:9:\"\u0000*\u0000jtitle\";N;s:9:\"\u0000*\u0000stitle\";N;s:7:\"\u0000*\u0000date\";N;s:9:\"\u0000*\u0000volume\";N;s:8:\"\u0000*\u0000issue\";N;s:8:\"\u0000*\u0000spage\";N;s:8:\"\u0000*\u0000epage\";N;s:8:\"\u0000*\u0000pages\";N;s:7:\"\u0000*\u0000issn\";N;s:8:\"\u0000*\u0000eissn\";N;s:9:\"\u0000*\u0000aulast\";N;s:10:\"\u0000*\u0000aufirst\";N;s:9:\"\u0000*\u0000auinit\";N;s:10:\"\u0000*\u0000auinitm\";N;s:5:\"\u0000*\u0000au\";N;s:9:\"\u0000*\u0000aucorp\";N;s:7:\"\u0000*\u0000isbn\";N;s:8:\"\u0000*\u0000coden\";N;s:8:\"\u0000*\u0000genre\";N;s:7:\"\u0000*\u0000part\";N;s:9:\"\u0000*\u0000btitle\";N;s:8:\"\u0000*\u0000title\";N;s:8:\"\u0000*\u0000place\";N;s:6:\"\u0000*\u0000pub\";N;s:10:\"\u0000*\u0000edition\";N;s:9:\"\u0000*\u0000tpages\";N;s:9:\"\u0000*\u0000series\";N;s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";N;}"
Unpaywall access
"O:16:\"EuropePMCOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:24:\"10.1049\/ip-a-3.1992.0001\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:58:\"Educational tool for design of parallel processing systems\";s:9:\"\u0000*\u0000jtitle\";s:55:\"IEE proceedings. A. Science, measurement and technology\";s:9:\"\u0000*\u0000stitle\";s:31:\"IEE proc., A Sci. meas. technol\";s:7:\"\u0000*\u0000date\";s:4:\"1992\";s:9:\"\u0000*\u0000volume\";s:3:\"139\";s:8:\"\u0000*\u0000issue\";s:1:\"1\";s:8:\"\u0000*\u0000spage\";s:1:\"1\";s:8:\"\u0000*\u0000epage\";s:1:\"8\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0960-7641\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:4:\"DIAB\";s:10:\"\u0000*\u0000aufirst\";s:4:\"H. B\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:1:{i:0;s:13:\"TABBARA, H. S\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:58:\"Educational tool for design of parallel processing systems\";s:8:\"\u0000*\u0000place\";s:6:\"London\";s:6:\"\u0000*\u0000pub\";s:35:\"Institution of Electrical Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Europe PubMed Central access
"O:11:\"BaseOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:24:\"10.1049\/ip-a-3.1992.0001\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:58:\"Educational tool for design of parallel processing systems\";s:9:\"\u0000*\u0000jtitle\";s:55:\"IEE proceedings. A. Science, measurement and technology\";s:9:\"\u0000*\u0000stitle\";s:31:\"IEE proc., A Sci. meas. technol\";s:7:\"\u0000*\u0000date\";s:4:\"1992\";s:9:\"\u0000*\u0000volume\";s:3:\"139\";s:8:\"\u0000*\u0000issue\";s:1:\"1\";s:8:\"\u0000*\u0000spage\";s:1:\"1\";s:8:\"\u0000*\u0000epage\";s:1:\"8\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0960-7641\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:4:\"DIAB\";s:10:\"\u0000*\u0000aufirst\";s:4:\"H. B\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:1:{i:0;s:13:\"TABBARA, H. S\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:58:\"Educational tool for design of parallel processing systems\";s:8:\"\u0000*\u0000place\";s:6:\"London\";s:6:\"\u0000*\u0000pub\";s:35:\"Institution of Electrical Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Base Search access
"O:12:\"ArXivOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:24:\"10.1049\/ip-a-3.1992.0001\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:58:\"Educational tool for design of parallel processing systems\";s:9:\"\u0000*\u0000jtitle\";s:55:\"IEE proceedings. A. Science, measurement and technology\";s:9:\"\u0000*\u0000stitle\";s:31:\"IEE proc., A Sci. meas. technol\";s:7:\"\u0000*\u0000date\";s:4:\"1992\";s:9:\"\u0000*\u0000volume\";s:3:\"139\";s:8:\"\u0000*\u0000issue\";s:1:\"1\";s:8:\"\u0000*\u0000spage\";s:1:\"1\";s:8:\"\u0000*\u0000epage\";s:1:\"8\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0960-7641\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:4:\"DIAB\";s:10:\"\u0000*\u0000aufirst\";s:4:\"H. B\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:1:{i:0;s:13:\"TABBARA, H. S\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:58:\"Educational tool for design of parallel processing systems\";s:8:\"\u0000*\u0000place\";s:6:\"London\";s:6:\"\u0000*\u0000pub\";s:35:\"Institution of Electrical Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
arXiv access
