Digital simulation of three phase saturistor circuit configurations
- Author
- REVANKAR, G. N1 ; BHAGWAT, R. T
[1] IIT, Bombay, India - Source
Journal of the Institution of Engineers. India. Electrical Engineering Division. 1984, Vol 64, Num 5, pp 256-263 ; ref : 12 ref
- CODEN
- JEELAC
- ISSN
- 0020-3386
- Scientific domain
- Electrical engineering; Civil engineering
- Publisher
- Institution of Engineers, Calcutta
- Publication country
- India
- Document type
- Article
- Language
- English
- Keyword (fr)
- Analyse fonctionnement Circuit non linéaire Circuit triphasé Circuit électrique Inductance non linéaire Inductance saturable Modélisation Simulation numérique
- Keyword (en)
- Operation study Non linear circuit Three phase circuit Electric circuit Non linear reactor Saturable inductance Modeling Digital simulation
- Keyword (es)
- Análisis funcionamiento Circuito no lineal Circuito trifase Circuito eléctrico Inductancia no lineal Inductancia saturable Modelaje Simulación numérica
- Classification
- Pascal
- 001 Exact sciences and technology / 001D Applied sciences / 001D05 Electrical engineering. Electrical power engineering / 001D05E Transformers and inductors
- Discipline
- Electrical engineering. Electroenergetics
- Origin
- Inist-CNRS
- Database
- PASCAL
- INIST identifier
- 7859414
Sauf mention contraire ci-dessus, le contenu de cette notice bibliographique peut être utilisé dans le cadre d’une licence CC BY 4.0 Inist-CNRS / Unless otherwise stated above, the content of this bibliographic record may be used under a CC BY 4.0 licence by Inist-CNRS / A menos que se haya señalado antes, el contenido de este registro bibliográfico puede ser utilizado al amparo de una licencia CC BY 4.0 Inist-CNRS
Install on your browser
"O:13:\"PanistOpenUrl\":36:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000idc\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:0:\"\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:67:\"Digital simulation of three phase saturistor circuit configurations\";s:9:\"\u0000*\u0000jtitle\";s:79:\"Journal of the Institution of Engineers. India. Electrical Engineering Division\";s:9:\"\u0000*\u0000stitle\";s:38:\"J. Inst. Eng., India, Electr. Eng. Div\";s:7:\"\u0000*\u0000date\";s:4:\"1984\";s:9:\"\u0000*\u0000volume\";s:2:\"64\";s:8:\"\u0000*\u0000issue\";s:1:\"5\";s:8:\"\u0000*\u0000spage\";s:3:\"256\";s:8:\"\u0000*\u0000epage\";s:3:\"263\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0020-3386\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:8:\"REVANKAR\";s:10:\"\u0000*\u0000aufirst\";s:4:\"G. N\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:1:{i:0;s:13:\"BHAGWAT, R. T\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:6:\"JEELAC\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:67:\"Digital simulation of three phase saturistor circuit configurations\";s:8:\"\u0000*\u0000place\";s:8:\"Calcutta\";s:6:\"\u0000*\u0000pub\";s:24:\"Institution of Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Panist access
"O:12:\"IstexOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:0:\"\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:67:\"Digital simulation of three phase saturistor circuit configurations\";s:9:\"\u0000*\u0000jtitle\";s:79:\"Journal of the Institution of Engineers. India. Electrical Engineering Division\";s:9:\"\u0000*\u0000stitle\";s:38:\"J. Inst. Eng., India, Electr. Eng. Div\";s:7:\"\u0000*\u0000date\";s:4:\"1984\";s:9:\"\u0000*\u0000volume\";s:2:\"64\";s:8:\"\u0000*\u0000issue\";s:1:\"5\";s:8:\"\u0000*\u0000spage\";s:3:\"256\";s:8:\"\u0000*\u0000epage\";s:3:\"263\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0020-3386\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:8:\"REVANKAR\";s:10:\"\u0000*\u0000aufirst\";s:4:\"G. N\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:1:{i:0;s:13:\"BHAGWAT, R. T\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:6:\"JEELAC\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:67:\"Digital simulation of three phase saturistor circuit configurations\";s:8:\"\u0000*\u0000place\";s:8:\"Calcutta\";s:6:\"\u0000*\u0000pub\";s:24:\"Institution of Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Istex access
"O:16:\"EuropePMCOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:0:\"\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:67:\"Digital simulation of three phase saturistor circuit configurations\";s:9:\"\u0000*\u0000jtitle\";s:79:\"Journal of the Institution of Engineers. India. Electrical Engineering Division\";s:9:\"\u0000*\u0000stitle\";s:38:\"J. Inst. Eng., India, Electr. Eng. Div\";s:7:\"\u0000*\u0000date\";s:4:\"1984\";s:9:\"\u0000*\u0000volume\";s:2:\"64\";s:8:\"\u0000*\u0000issue\";s:1:\"5\";s:8:\"\u0000*\u0000spage\";s:3:\"256\";s:8:\"\u0000*\u0000epage\";s:3:\"263\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0020-3386\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:8:\"REVANKAR\";s:10:\"\u0000*\u0000aufirst\";s:4:\"G. N\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:1:{i:0;s:13:\"BHAGWAT, R. T\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:6:\"JEELAC\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:67:\"Digital simulation of three phase saturistor circuit configurations\";s:8:\"\u0000*\u0000place\";s:8:\"Calcutta\";s:6:\"\u0000*\u0000pub\";s:24:\"Institution of Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Europe PubMed Central access
"O:11:\"BaseOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:0:\"\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:67:\"Digital simulation of three phase saturistor circuit configurations\";s:9:\"\u0000*\u0000jtitle\";s:79:\"Journal of the Institution of Engineers. India. Electrical Engineering Division\";s:9:\"\u0000*\u0000stitle\";s:38:\"J. Inst. Eng., India, Electr. Eng. Div\";s:7:\"\u0000*\u0000date\";s:4:\"1984\";s:9:\"\u0000*\u0000volume\";s:2:\"64\";s:8:\"\u0000*\u0000issue\";s:1:\"5\";s:8:\"\u0000*\u0000spage\";s:3:\"256\";s:8:\"\u0000*\u0000epage\";s:3:\"263\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0020-3386\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:8:\"REVANKAR\";s:10:\"\u0000*\u0000aufirst\";s:4:\"G. N\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:1:{i:0;s:13:\"BHAGWAT, R. T\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:6:\"JEELAC\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:67:\"Digital simulation of three phase saturistor circuit configurations\";s:8:\"\u0000*\u0000place\";s:8:\"Calcutta\";s:6:\"\u0000*\u0000pub\";s:24:\"Institution of Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Base Search access
"O:12:\"ArXivOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:0:\"\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:67:\"Digital simulation of three phase saturistor circuit configurations\";s:9:\"\u0000*\u0000jtitle\";s:79:\"Journal of the Institution of Engineers. India. Electrical Engineering Division\";s:9:\"\u0000*\u0000stitle\";s:38:\"J. Inst. Eng., India, Electr. Eng. Div\";s:7:\"\u0000*\u0000date\";s:4:\"1984\";s:9:\"\u0000*\u0000volume\";s:2:\"64\";s:8:\"\u0000*\u0000issue\";s:1:\"5\";s:8:\"\u0000*\u0000spage\";s:3:\"256\";s:8:\"\u0000*\u0000epage\";s:3:\"263\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"0020-3386\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:8:\"REVANKAR\";s:10:\"\u0000*\u0000aufirst\";s:4:\"G. N\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:1:{i:0;s:13:\"BHAGWAT, R. T\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:6:\"JEELAC\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:67:\"Digital simulation of three phase saturistor circuit configurations\";s:8:\"\u0000*\u0000place\";s:8:\"Calcutta\";s:6:\"\u0000*\u0000pub\";s:24:\"Institution of Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
arXiv access
