Reducing dynamic power consumption in synchronous sequential digital designs using retiming and supply voltage scalingCHABINI, Noureddine; WOLF, Wayne.IEEE transactions on very large scale integration (VLSI) systems. 2004, Vol 12, Num 6, pp 573-589, issn 1063-8210, 17 p.Article

Unification of scheduling, binding, and retiming to reduce power consumption under timings and resources constraintsCHABINI, Noureddine; WOLF, Wayne.IEEE transactions on very large scale integration (VLSI) systems. 2005, Vol 13, Num 10, pp 1113-1126, issn 1063-8210, 14 p.Article

Minimizing variables' lifetime in loop-intensive aplicationsCHABINI, Noureddine; WOLF, Wayne.Lecture notes in computer science. 2003, pp 100-116, issn 0302-9743, isbn 3-540-20223-4, 17 p.Conference Paper

Design optimization of the quantization and a pipelined 2D-DCT for real-time applicationsHATIM, Anas; BELKOUCH, Said; EL AAKIF, Mohamed et al.Multimedia tools and applications. 2013, Vol 67, Num 3, pp 667-685, issn 1380-7501, 19 p.Article