MICROPROGRAMMING AND ITS CONSEQUENCES ON COMPUTER ARCHITECTURE.BOULAYE GG.1975; IN: COMPUT. FRONT. INT. ADV.-STUDY COURSE; ERICE; 1972; ST-SAPHORIN; GEORGI; DA. 1975; PP. 41-71; BIBL. 11 REF.Conference Paper

ACE. A NEW MODULAR COMPUTER ARCHITECTURE.IIZUKA H; ISHII O; FUJII K et al.1975; IN: U.S.A.-JAP. COMPUT. CONF. 2. PROC.; TOKYO; 1975; MONTVALE; AM. FED. INF. PROCESS. SOC.; DA. 1975; PP. 36-41; BIBL. 4 REF.Conference Paper

AN INTEGRATED FACILITY FOR EMULATION RESEARCH.MCCLURE RM; FLYNN MJ.1975; IN: U.S.A.-JAP. COMPUT. CONF. 2. PROC.; TOKYO; 1975; MONTVALE; AM. FED. INF. PROCESS. SOC.; DA. 1975; PP. 42-46; BIBL. 11 REF.Conference Paper

DISTRIBUTED-FUNCTION COMPUTER ARCHITECTURES.1974; COMPUTER; U.S.A.; DA. 1974; VOL. 7; NO 3; PP. 15-30 (14P.); BIBL. 32 REF.Article

ACQUIRING AND USING A HARDWARE MONITOR.NOE JN.1974; DATAMATION; U.S.A.; DA. 1974; VOL. 20; NO 4; PP. 89-95 (5P.)Article

LOOK-AHEAD PROCESSORS.KELLER RM.1975; COMPUTG SURV.; U.S.A.; DA. 1975; VOL. 7; NO 4; PP. 177-195; BIBL. 1 P. 1/2Article

ASSOCIATIVE PROCESSORS: PANACEA OR SPECIAL PURPOSE.HIGBIE LC.1975; COMPUTERS ELECTR. ENGNG; G.B.; DA. 1975; VOL. 2; NO 4; PP. 397-406Article

MICROPROCESSAR ARCHITECTURES.1974; IN: IEEE INTERCON INT. CONV. EXPO. INST. ELECTR. ELECTRON. ENG., NEW YORK; 1974; NEW YORK; I.E.E.E.; DA. 1974; PP. (25P.)Conference Paper

MICROPROGRAMMING KIT ALLOWS USER TO FORM CUSTOM MICROPROCESSORS.1974; COMPUTER DESIGN; U.S.A.; DA. 1974; VOL. 13; NO 8; PP. 162-165 (2P.)Article

MINICOMPUTER CHARACTERISTICS.FRAADE DJ; HUWYLER WA.1974; IN: MINICOMPUT. IN DATA COMMUN. THREE DAY COURSE; FLORENCE; 1974; LONDON; POLYTECH. CENT. LONDON; DA. 1974; PP. 2.1-2.37; BIBL. 1 P.Conference Paper

ORDINATEURS MOYENS (SERIE E): LA CONCURRENCE ARRIVE EN FORCEDE MONTAIGNE J.1980; INTER ELECTRON.; ISSN 0020-5036; FRA; DA. 1980; NO 314; PP. 66-67Article

SINGLE-CHIP MICROPROCESSOR EMPLOYS MINICOMPUTER WORD LENGTH.REYLING GF JR.1974; ELECTRONICS; U.S.A.; DA. 1974; VOL. 47; NO 26; PP. 87-93Article

RESOLUCION, SIN LIMITACIONES, DE LA PRUEBA DE STUDENT EN COMPUTADORES DE CAPACIDAD REDUCIDA DE MEMORIA. = RESOLUTION, SANS LIMITATIONS, DU TEST DE STUDENT EN ORDINATEUR A MEMOIRE A CAPACITE REDUITERAMIREZ MEDINA A.1974; ARCH. ZOOTEC.; ESP.; DA. 1974; VOL. 23; NO 90; PP. 139-149Article

INTRODUCTION TO SPLM. A DIRECT EXECUTION AEROSPACE COMPUTER ARCHITECTUREHOKOM R; GREBERT A; GERBSTADT F et al.1973; COMPUTER; U.S.A.; DA. 1973; VOL. 6; NO 1; PP. 23-27; BIBL. 7 REF.Serial Issue

EIN HIERARCHISDES MODELL ZUR FUNKTIONELLEN BESCHREIBUNG DIGITALER RECHNERSTRUKTUREN = MODELE HIERARCHIQUE POUR LA DESCRIPTION FONCTIONNELLE DES STRUCTURES NUMERIQUES DE CALCULDIENEL M; ENTRESS G.1978; NACHR.-TECH., ELEKTRON.; DDR; DA. 1978; VOL. 28; NO 5; PP. 202-206; ABS. RUS/ENG; BIBL. 5 REF.Article

MICROPROGRAMMABLE VIRTUAL MACHINES.BAGLEY JD.1976; COMPUTER; U.S.A.; DA. 1976; VOL. 9; NO 2; PP. 38-42; BIBL. 15 REF.Article

THE FOUNDATIONS OF COMPUTER ENGINEERING. = LES FONDEMENTS DE LA TECHNIQUE DE L'ORDINATEURWOODGER M; PARKS J; LEWIN D et al.1975; RADIO ELECTRON. ENGR; G.B.; DA. 1975; VOL. 45; NO 10; PP. 598-602; BIBL. 12 REF.Article

A MODULAR APPROACH TO MICROPROCESSORS.FISHER ER.1974; IN: COMPCON 74 FALL. MICROS MINIS APPL. DES. 9TH ANN. IEEE COMPUT. SOC. INT. CONF.; WASHINGTON; 1974; LONG BEACH, CALIF.; INST. ELECTR. ELECTRON. ENG.; DA. 1974; PP. 55-57Conference Paper

A SIMPLIFIED MICROCOMPUTER ARCHITECTURE.WEISBECKER J.1974; COMPUTER; U.S.A.; DA. 1974; VOL. 7; NO 3; PP. 41-47; BIBL. 11 REF.Article

COMPUTER ARCHITECTURE FOR SIGNAL PROCESSING.ALLEN J.1975; PROC. J.E.E.E.; U.S.A.; DA. 1975; VOL. 63; NO 4; PP. 624-633; BIBL. 12 REF.Article

BOUNDS ON THE SPEED-UPS OF PARALLEL EVALUATION OF RECURRENCES.HYAFIL L; KUNG HT.1975; IN: U.S.A.-JAP. COMPUT. CONF. 2. PROC.; TOKYO; 1975; MONTVALE; AM. FED. INF. PROCESS. SOC.; DA. 1975; PP. 178-182; BIBL. 21 REF.Conference Paper

HYPERDIMENSIONAL MU P COLLECTION SEEN FUNCTIONING AS MAINFRAME; MU PROCESSOR ARRAY COULD HANDLE 256 SEPARATE TASKS AT ONE TIME.1975; DIGIT. DESIGN; U.S.A.; DA. 1975; PP. 20Article

MODELING ASPECTS OF COMPUTER ARCHITECTURE.COCHI B.1974; IN: COMPUT. ARCHIT. NETWORKS. MODELLING EVAL. PROC. INT. WORKSHOP; ROCQUENCOURT, FR.; 1974; AMSTERDAM; NORTH-HOLLAND PUBLISHING CO.; DA. 1974; PP. 461-482; BIBL. 1 P.Conference Paper

A FLEXIBLE ASYNCHRONOUS MICROPROCESSORLAWSON HW JR; MALM B.1973; B.I.T.; DANM.; DA. 1973; VOL. 13; NO 2; PP. 165-176; BIBL. 19 REF.Serial Issue

THE INTERPRETER. A MICROPROGRAMMABLE BUILDING BLOCK SYSTEMREIGEL EW; FABER U; FISHER DA et al.1972; IN: AM. FED. INF. PROCESS. SOC. SPRING JT COMPUT. CONF. ATLANTIC CITY, N.J. 1972. PROC.; MONTVALE, N.J.; AFIPS PRESS; DA. 1972; PP. 705-723; BIBL. 26 REF.Conference Proceedings