Pascal and Francis Bibliographic Databases

Help

Search results

Your search

kw.\*:("Encapsulation sur tranche")

Publication Year[py]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Discipline (document) [di]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Author Country

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Results 1 to 25 of 61

  • Page / 3
Export

Selection :

  • and

Solutions Strategies for Die Shift Problem in Wafer Level Compression MoldingSHARMA, Gaurav; KUMAR, Aditya; RAO, Vempati Srinivas et al.IEEE transactions on components, packaging, and manufacturing technology (2011. Print). 2011, Vol 1, Num 3-4, pp 502-509, issn 2156-3950, 8 p.Article

Moldless encapsulation for LED wafer level packaging using integrated DRIE trenchesRONG ZHANG; RICKY LEE, S. W.Microelectronics and reliability. 2012, Vol 52, Num 5, pp 922-932, issn 0026-2714, 11 p.Article

Wafer-level packaging of silicon to glass with a BCB intermediate layer using localised laser heatingLORENZ, N; SMITH, M. D; HAND, D. P et al.Microelectronics and reliability. 2011, Vol 51, Num 12, pp 2257-2262, issn 0026-2714, 6 p.Article

The WLP-FDTD Method for Periodic Structures With Oblique Incident WaveCAI, Zhao-Yang; BIN CHEN; QIN YIN et al.IEEE transactions on antennas and propagation. 2011, Vol 59, Num 10, pp 3780-3785, issn 0018-926X, 6 p.Article

Trends of power semiconductor wafer level packaging : Advances in wafer level packagingYONG LIU.Microelectronics and reliability. 2010, Vol 50, Num 4, pp 514-521, issn 0026-2714, 8 p.Article

Wafer-Level Glass Capping with Optical IntegrationHANSEN, U; MAUS, S; LEIB, J et al.Symposium on design, test, integration and packaging of MEMS/MOEMS. 2010, pp 237-241, isbn 978-2-35500-011-9, 1Vol, 5 p.Conference Paper

Beamforming Lens Antenna on a High Resistivity Silicon Wafer for 60 GHz WPANLEE, Woosung; KIM, Jaeheung; CHOON SIK CHO et al.IEEE transactions on antennas and propagation. 2010, Vol 58, Num 3, pp 706-713, issn 0018-926X, 8 p.Article

System-on-Wafer: 2-D and 3-D Technologies for Heterogeneous SystemsSOURIAU, Jean-Charles; SILLON, Nicolas; BRUN, Jean et al.IEEE transactions on components, packaging, and manufacturing technology (2011. Print). 2011, Vol 1, Num 5-6, pp 813-824, issn 2156-3950, 12 p.Article

Similarities and Differences Between Warped Linear Prediction and Laguerre Linear PredictionDEN BRINKER, Albertus C; KRISHNAMOORTHI, Harish; VERBITSKIY, Evgeny A et al.IEEE transactions on audio, speech, and language processing. 2011, Vol 19, Num 1, pp 24-33, issn 1558-7916, 10 p.Article

Electrical Modeling and Design of a Wafer-Level Package for MEM ResonatorsPERRUISSEAU-CARRIER, Julien; MAZZA, Marco; JOURDAIN, Anne et al.IEEE transactions on advanced packaging. 2010, Vol 33, Num 2, pp 534-542, issn 1521-3323, 9 p.Article

Packaging-compatible wafer level capping of MEMS devicesSAHA, Rajarshi; FRITZ, Nathan; BIDSTRUP-ALLEN, Sue Ann et al.Microelectronic engineering. 2013, Vol 104, pp 75-84, issn 0167-9317, 10 p.Article

Low Cost Camera Modules Using Integration of Wafer-Scale Optics and Wafer-Level Packaging of Image SensorsHONGTAO HAN; MAIN, Keith.Proceedings of SPIE, the International Society for Optical Engineering. 2009, Vol 7631, issn 0277-786X, isbn 978-0-8194-8033-0 0-8194-8033-9, 1Vol, 76311P.1-76311P.7Conference Paper

3-D Wafer-Level Packaging Die Stacking Using Spin-on-Dielectric Polymer Liner Through-Silicon ViasCIVALE, Yann; SABUNCUOGLU TEZCAN, Deniz; PHILIPSEN, Harold G. G et al.IEEE transactions on components, packaging, and manufacturing technology (2011. Print). 2011, Vol 1, Num 5-6, pp 833-840, issn 2156-3950, 8 p.Article

Stress evolution during thermal cycling of copper/polyimide layered structuresCHUNSHENG ZHU; WENGUO NING; GAOWEI XU et al.Materials science in semiconductor processing. 2014, Vol 27, pp 819-826, issn 1369-8001, 8 p.Article

Mechanical resistance of patterned BCB bonded joints for MEMS packagingCUMINATTO, C; BRACCINI, M; SCHELCHER, G et al.Microelectronic engineering. 2013, Vol 111, pp 39-44, issn 0167-9317, 6 p.Article

MEMS packaging reliability assessment: Residual Gas Analysis of gaseous species trapped inside MEMS cavitiesCHARVET, P.-L; NICOLAS, P; BLOCH, D et al.Microelectronics and reliability. 2013, Vol 53, Num 9-11, pp 1622-1627, issn 0026-2714, 6 p.Conference Paper

Redistribution of Electrical Interconnections for Three-Dimensional Wafer-Level Packaging With Silicon BumpsGUOQIANG WU; DEHUI XU; BIN XIONG et al.IEEE electron device letters. 2012, Vol 33, Num 8, pp 1177-1179, issn 0741-3106, 3 p.Article

Development of Empirical Equations for Metal Trace Failure Prediction of Wafer Level Package Under Board Level Drop TestCHOU, Chan-Yen; HUNG, Tuan-Yu; HUANG, Chao-Jen et al.IEEE transactions on advanced packaging. 2010, Vol 33, Num 3, pp 681-689, issn 1521-3323, 9 p.Article

Flexible Chip-on-Flex (COF) and embedded Chip-in-Flex (CIF) packages by applying wafer level package (WLP) technology using anisotropic conductive films (ACFs)SUK, Kyoung-Lim; SON, Ho-Young; CHUNG, Chang-Kyu et al.Microelectronics and reliability. 2012, Vol 52, Num 1, pp 225-234, issn 0026-2714, 10 p.Article

Design and Development of Multi-Die Laterally Placed and Vertically Stacked Embedded Micro-Wafer-Level PackagesSHARMA, Gaurav; SRINIVAS RAO, Vempati; KUMAR, Aditya et al.IEEE transactions on components, packaging, and manufacturing technology (2011. Print). 2011, Vol 1, Num 1-2, pp 52-59, issn 2156-3950, 8 p.Article

3D LED and IC wafer level packagingLAU, John; LEE, Ricky; YUEN, Matthew et al.Microelectronics international. 2010, Vol 27, Num 2, pp 98-105, issn 1356-5362, 8 p.Article

Design and optimization of thermo-mechanical reliability in wafer level packaging : Advances in wafer level packagingFAN, X. J; VARIA, B; HAN, Q et al.Microelectronics and reliability. 2010, Vol 50, Num 4, pp 536-546, issn 0026-2714, 11 p.Article

Tapered Through-Silicon-Via Interconnects for Wafer-Level Packaging of Sensor DevicesLEIB, Jüergen; BIECK, Florian; WILKE, Ralph et al.IEEE transactions on advanced packaging. 2010, Vol 33, Num 3, pp 713-721, issn 1521-3323, 9 p.Article

Wafer Level Processing of Integrated Passive Components Using Polyimide or Polybenzoxazole/Copper Multilayer TechnologyZOSCHKE, Kai; FISCHER, Thorsten; TÖPPER, Michael et al.IEEE transactions on advanced packaging. 2010, Vol 33, Num 2, pp 398-407, issn 1521-3323, 10 p.Article

Wafer Level Packaging of Compound SemiconductorsSTRANDJORD, Andrew; TEUTSCH, Thorsten; SCHEFFLER, Axel et al.Journal of microelectronics and electronic packaging. 2010, Vol 7, Num 3, pp 152-159, issn 1551-4897, 8 p.Article

  • Page / 3