Pascal and Francis Bibliographic Databases

Help

Search results

Your search

kw.\*:("SERDES")

Publication Year[py]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Discipline (document) [di]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Author Country

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Results 1 to 18 of 18

  • Page / 1
Export

Selection :

  • and

Asynchronous Current Mode Serial CommunicationDOBKIN, Rostislav; MOYAL, Michael; KOLODNY, Avinoam et al.IEEE transactions on very large scale integration (VLSI) systems. 2010, Vol 18, Num 7, pp 1107-1117, issn 1063-8210, 11 p.Article

Multi-JC (Josephson Critical Current Density) Process for Superconductor Integrated CircuitsYOHANNES, Daniel T; INAMDAR, Amol; TOLPYGO, Sergey K et al.IEEE transactions on applied superconductivity. 2009, Vol 19, Num 3, pp 149-153, issn 1051-8223, 5 p., 1Conference Paper

Channel-count-independent BIST for multi-channel serdes : VLSI design technology in the sub-100 nm eraYAMAGUCHI, Kouichi; FUKAISHI, Muneo.IEICE transactions on electronics. 2006, Vol 89, Num 3, pp 314-319, issn 0916-8524, 6 p.Article

The turnover of estrogen receptor α by the selective estrogen receptor degrader (SERD) fulvestrant is a saturable process that is not required for antagonist efficacyWARDELL, Suzanne E; MARKS, Jeffrey R; MCDONNELL, Donald P et al.Biochemical pharmacology. 2011, Vol 82, Num 2, pp 122-130, issn 0006-2952, 9 p.Article

Design of Analog-type High-speed SerDes Using Digital Components for Optical Chip-to-chip LinkSANGIROV, Jamshid; NGUYEN, Nga T. H; NGO, Trong-Hieu et al.Proceedings of SPIE, the International Society for Optical Engineering. 2010, Vol 7607, issn 0277-786X, isbn 0-8194-8003-7 978-0-8194-8003-3, 1Vol, 76071B.1-76071B.9Conference Paper

A 4.8-6.4-Gb/s serial link for backplane applications using decision feedback equalizationBALAN, Vishnu; CAROSELLI, Joe; LIU, Cathy Ye et al.IEEE journal of solid-state circuits. 2005, Vol 40, Num 9, pp 1957-1967, issn 0018-9200, 11 p.Conference Paper

Fulvestrant : Neue Therapieoption beim hormon sensiblen, fortgeschrittenen Mammakarzinom = Fulvestrant : New therapeutic option for hormone sensitive, advanced breast cancerMAASS, N; HILPERT, F; JONAT, W et al.Geburtshilfe und Frauenheilkunde. 2005, Vol 65, Num 4, pp 362-367, issn 0016-5751, 6 p.Article

A multigigabit backplane transceiver core in 0.13-μm CMOS with a power-efficient equalization architectureKRISHNA, Kannan; YOKOYAMA-MARTIN, David A; WEINLADER, Daniel et al.IEEE journal of solid-state circuits. 2005, Vol 40, Num 12, pp 2658-2666, issn 0018-9200, 9 p.Article

Thiochroman Derivative CH4986399, A New Nonsteroidal Estrogen Receptor Down-regulator, Is Effective in Breast Cancer ModelsYONEYA, Takaaki; TANIGUCHI, Kenji; NAKAMURA, Ryo et al.Anticancer research. 2010, Vol 30, Num 3, pp 873-878, issn 0250-7005, 6 p.Article

Low Propagation Delay Load-Balanced 4 × 4 Switch Fabric IC in 0.13-μm CMOS TechnologyCHIU, Ching-Te; HSU, Yu-Hao; LAI, Wei-Chih et al.IEEE transactions on very large scale integration (VLSI) systems. 2013, Vol 21, Num 8, pp 1481-1495, issn 1063-8210, 15 p.Article

A high-speed four-phase clock generator for low-power on-chip SerDes applicationsZID, Mounir; SCANDURRA, Alberto; TOURKI, Rached et al.Microelectronics journal. 2011, Vol 42, Num 9, pp 1049-1056, issn 0959-8324, 8 p.Article

Implementation of an 8-Core, 64-Thread, Power-Efficient SPARC Server on a ChipNAWATHE, Umesh Gajanan; HASSAN, Mahmudul; YEN, King C et al.IEEE journal of solid-state circuits. 2008, Vol 43, Num 1, pp 6-20, issn 0018-9200, 15 p.Conference Paper

A 3 Watt 39.8-44.6 Gb/s Dual-Mode SFI5.2 SerDes Chip Set in 65 nm CMOSNEDOVIC, Nikola; KRISTENSSON, Anders; DOI, Yoshiyasu et al.IEEE journal of solid-state circuits. 2010, Vol 45, Num 10, pp 2016-2029, issn 0018-9200, 14 p.Conference Paper

A 40 nm 16-Core 128-Thread SPARC SoC ProcessorJINUK LUKE SHIN; DAWEI HUANG; LEON, Ana Sonia et al.IEEE journal of solid-state circuits. 2011, Vol 46, Num 1, pp 131-144, issn 0018-9200, 14 p.Conference Paper

The Next Generation 64b SPARC Core in a T4 SoC ProcessorLUKE SHIN, Jinuk; GOLLA, Robert; TURULLOLS, Sebastian et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 1, pp 82-90, issn 0018-9200, 9 p.Conference Paper

Architecture and Physical Implementation of a Third Generation 65 nm, 16 Core, 32 Thread Chip-Multithreading SPARC ProcessorKONSTADINIDIS, Georgios K; TREMBLAY, Marc; PYAPALI, Rambabu et al.IEEE journal of solid-state circuits. 2009, Vol 44, Num 1, pp 7-17, issn 0018-9200, 11 p.Conference Paper

Selectively targeting estrogen receptors for cancer treatmentSHANLE, Erin K; WEI XU.Advanced drug delivery reviews. 2010, Vol 62, Num 13, pp 1265-1276, issn 0169-409X, 12 p.Article

A Serial Optical Link Based Memory Test System for High-Speed and Multi-Parallel TestLEE, Sang-Hoon; CHO, Soohaeng; SONG, Ki-Jae et al.Journal of lightwave technology. 2010, Vol 28, Num 1-4, pp 104-110, issn 0733-8724, 7 p.Article

  • Page / 1