A self-aligned process for high-voltage, short-channel vertical DMOSFETs in 4H-SiCMATIN, Maherin; SAHA, Asmita; COOPER, James A et al.I.E.E.E. transactions on electron devices. 2004, Vol 51, Num 10, pp 1721-1725, issn 0018-9383, 5 p.Article

Modeling and Simulation Methodology for SOA-Aware Circuit Design in DC and Pulsed-Mode Operation of HV MOSFETs : ADVANCED MODELING OF POWER DEVICES AND THEIR APPLICATIONSKHANDELWAL, Sourabh; SHARMA, Surya; SINGH CHAUHAN, Yogesh et al.I.E.E.E. transactions on electron devices. 2013, Vol 60, Num 2, pp 714-718, issn 0018-9383, 5 p.Article

Quasi-2-Dimensional Compact Resistor Model for the Drift Region in High-Voltage LDMOS DevicesTANAKA, Akihiro; ORITSUKI, Yasunori; KIKUCHIHARA, Hideyuki et al.I.E.E.E. transactions on electron devices. 2011, Vol 58, Num 7, pp 2072-2080, issn 0018-9383, 9 p.Article

A novel high-performance asymmetric hetero-doped S/D high-voltage MOSFETJUN CAI; HARLEY-STEAD, Michael; PARK, Steven et al.IEEE electron device letters. 2005, Vol 26, Num 7, pp 495-497, issn 0741-3106, 3 p.Article

Modeling of Trench-Gate Type HV-MOSFETs for Circuit SimulationIIZUKA, Takahiro; FUKUSHIMA, Kenji; TANAKA, Akihiro et al.IEICE transactions on electronics. 2013, Vol 96, Num 5, pp 744-751, issn 0916-8524, 8 p.Article

Compact Modeling of Expansion Effects in LDMOSHZUKA, Takahiro; SAKUDA, Takashi; ORITSUKI, Yasunori et al.IEICE transactions on electronics. 2012, Vol 95, Num 11, pp 1817-1823, issn 0916-8524, 7 p.Article

The Second-Generation of HiSIM_HV Compact Models for High-Voltage MOSFETs : ADVANCED MODELING OF POWER DEVICES AND THEIR APPLICATIONSJÜRGEN MATTAUSCH, Hans; MIYAKE, Masataka; IIZUKA, Takahiro et al.I.E.E.E. transactions on electron devices. 2013, Vol 60, Num 2, pp 653-661, issn 0018-9383, 9 p.Article