Pascal and Francis Bibliographic Databases

Help

Search results

Your search

au.\*:("AISO H")

Publication Year[py]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Discipline (document) [di]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Results 1 to 15 of 15

  • Page / 1
Export

Selection :

  • and

A COMPUTING SYSTEM ORGANIZATION FOR IMAGE DATA RETRIEVALICHIKAWA T; AISO H.1981; REAL-TIME/PARALLEL COMPUTING. IMAGE ANALYSIS. JAPAN-UNITED STATES SEMINAR ON RESEARCH TOWARDS REAL-TIME PARALLEL IMAGE ANALYSIS AND RECOGNITION/1978/TOKYO; USA/GBR; NEW YORK; LONDON: PLENUM PRESS; DA. 1981; PP. 241-255; BIBL. 8 REF.Conference Paper

A MULTI-MICROPROCESSOR ARCHITECTURE FOR ASSOCIATIVE PROCESSING OF IMAGE DATAAISO H; SAKAMURA K; ICHIKAWA T et al.1981; REAL-TIME/PARALLEL COMPUTING. IMAGE ANALYSIS. JAPAN-UNITED STATES SEMINAR ON RESEARCH TOWARDS REAL-TIME PARALLEL IMAGE ANALYSIS AND RECOGNITION/1978/TOKYO; USA/GBR; NEW YORK; LONDON: PLENUM PRESS; DA. 1981; PP. 203-217; BIBL. 2 REF.Conference Paper

P-prolog: a parallel logic language based on exclusive relationRONG YANG; AISO, H.New generation computing. 1987, Vol 5, Num 1, pp 79-95, issn 0288-3635Article

ON OPTIMIZATION OF BRANCH-FREE MICROPROGRAMSTAMURA E; TAKASE K; YAMAMURA I et al.1979; SYST. COMPUT. CONTROLS; ISSN 0096-8765; USA; DA. 1979 PUBL. 1981; VOL. 10; NO 2; PP. 11-18; BIBL. 7 REF.Article

AN APPROACH TO PARALLEL PROCESSING FOR CONTINUOUS DYNAMIC SYSTEM SIMULATION WITH MICROPROCESSORS.YURA E; YOSHIKAWA R; NARA Y et al.1975; IN: U.S.A.-JAP. COMPUT. CONF. 2. PROC.; TOKYO; 1975; MONTVALE; AM. FED. INF. PROCESS. SOC.; DA. 1975; PP. 172-177; BIBL. 14 REF.Conference Paper

BEPS: a Burmese English word processing systemKHIN SWE OO; AISO, H.Transactions of the Institute of Electronics and Communication Engineers of Japan. Section E. 1987, Vol 70, Num 4, pp 396-399, issn 0387-236XArticle

AUTOMATIC TUNING OF COMPUTER ARCHITECTURESSAKAMURA K; MOROKUMA T; AISO H et al.1979; NATIONAL COMPUTER CONFERENCE/1979/NEW YORK NY; USA; MONTVALE: AFIPS PRESS; DA. 1979; PP. 499-512; BIBL. 12 REF.Conference Paper

A DEBUGGING MACHINESAKAMURA K; KITAFUSA H; TAKEYARI Y et al.1977; SYST. COMPUTERS CONTROLS; USA; DA. 1977 PUBL. 1979; VOL. 8; NO 5; PP. 10-19; BIBL. 12 REF.Article

Parallel processing FFT for VLSI implementationHYON SOO LEE; MORI, H; AISO, H et al.Transactions of the Institute of Electronics and Communication Engineers of Japan. Section E. 1985, Vol 68, Num 5, pp 284-291, issn 0387-236XArticle

A VERY HIGH-SPEED MICROPROGRAMMABLE PIPELINE SIGNAL PROCESSOR.AISO H; TOKORO M; UCHIDA S et al.1974; IN: INF. PROCESS. 74. INT. FED. PROCESS. CONGR.; STOCKHOLM; 1974; AMSTERDAM; NORTH HOLLAND PUBL.; DA. 1974; PP. 60-64; BIBL. 6 REF.Conference Paper

FAST FOURIER TRANSFORM BY HARDWARE.TOKORO M; MORI H; KANEKO N et al.1975; SYST. COMPUTERS CONTROLS; U.S.A.; DA. 1975 PARU 1976; VOL. 6; NO 5; PP. 58-67; BIBL. 7 REF.Article

THE SYSTEM SOFWARE FOR KOCOS (KEIO-OKI'S COMPLEX SYSTEM).AISO H; TOKUDA H; ISHIZUKA A et al.1976; IN: MINICOMPUT. SOFTWARE. IFIP CONF. PROC.; LAKE BALATON; 1975; AMSTERDAM; NORTH-HOLLAND; DA. 1976; PP. 41-51; BIBL. 10 REF.Conference Paper

Dynamic fault recovery in mesh-connected parallel computersYOKOTA, T; AMANO, H; AISO, H et al.Systems and computers in Japan. 1986, Vol 17, Num 7, pp 10-18, issn 0882-1666Article

Machine processing of sinhala natural language : a step toward intelligent systemsHERATH, S; ISHIZAKI, S; IKEDA, T et al.Cybernetics and systems. 1991, Vol 22, Num 3, pp 331-348, issn 0196-9722Article

A VLSI switch for a digital PBXSUHUT HASIHOLAN PURBA; AMANO, H; SHOBATAKE, Y et al.Transactions of the Institute of Electronics and Communication Engineers of Japan. Section E. 1986, Vol E69, Num 7, pp 771-774, issn 0387-236XArticle

  • Page / 1