Information Sets From Defining Sets in Abelian CodesJOAQUIN BERNAL, José; JACOBO SIMON, Juan.IEEE transactions on information theory. 2011, Vol 57, Num 12, pp 7990-7999, issn 0018-9448, 10 p.Article

A 300-MS/s, 1.76-ps-Resolution, 10-b Asynchronous Pipelined Time-to-Digital Converter With on-Chip Digital Background Calibration in 0.13-μm CMOSKIM, Jun-Seok; SEO, Young-Hun; SUH, Yunjae et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 2, pp 516-526, issn 0018-9200, 11 p.Article

High-data-rate time-to-digital converter for GFSK demodulator of low-power RF receiversCHENG, T.-Y.Electronics letters. 2012, Vol 48, Num 2, pp 76-77, issn 0013-5194, 2 p.Article

Reduction of Peak-to-Average Power Ratio in Transform Domain Communication SystemsMARTIN, Richard K; HAKER, Marshall.IEEE transactions on wireless communications. 2009, Vol 8, Num 9, pp 4400-4405, issn 1536-1276, 6 p.Article

Partial time delay compensation technique for UMTS adaptive power controlPATACHAIANAND, R; SANDRASEGARAN, K.Electronics Letters. 2008, Vol 44, Num 7, pp 487-488, issn 0013-5194, 2 p.Article

Effects of Repetitive Transcranial Magnetic Stimulation and Transcranial Direct Current Stimulation on Posterior Alpha WavePUANHVUAN, Dilok; NOJIMA, Kazuhisa; WONGSAWAT, Yodchanan et al.IEEJ transactions on electrical and electronic engineering. 2013, Vol 8, Num 3, pp 263-268, issn 1931-4973, 6 p.Article

A Fast-Locking All-Digital Deskew Buffer With Duty-Cycle CorrectionCHEN, You-Gang; TSAO, Hen-Wai; HWANG, Chorng-Sii et al.IEEE transactions on very large scale integration (VLSI) systems. 2013, Vol 21, Num 2, pp 270-280, issn 1063-8210, 11 p.Article

A Second-Order ΔΣ ADC Using Noise-Shaped Two-Step Integrating QuantizerTAEHWAN OH; MAGHARI, Nima; MOON, Un-Ku et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 6, pp 1465-1474, issn 0018-9200, 10 p.Article

Clock Multiplication Techniques Using Digital Multiplying Delay-Locked LoopsELSHAZLY, Amr; INTI, Rajesh; YOUNG, Brian et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 6, pp 1416-1428, issn 0018-9200, 13 p.Article

A 10-Bit 80-MS/s Decision-Select Successive Approximation TDC in 65-nm CMOSHAYUN CHUNG; ISHIKURO, Hiroki; KURODA, Tadahiro et al.IEEE journal of solid-state circuits. 2012, Vol 47, Num 5, pp 1232-1241, issn 0018-9200, 10 p.Article

In-Line Polarization-Insensitive Parametric Tunable Dispersion Compensator for WDM SignalsTANIZAWA, Ken; KURUMIDA, Junya; TAKAHASHI, Masanori et al.Journal of lightwave technology. 2012, Vol 30, Num 9-12, pp 1750-1756, issn 0733-8724, 7 p.Article

A Continuous Time Multi-Bit ΔΣ ADC Using Time Domain Quantizer and Feedback ElementDHANASEKARAN, Vijay; GAMBHIR, Manisha; ELSAYED, Mohamed M et al.IEEE journal of solid-state circuits. 2011, Vol 46, Num 3, pp 639-650, issn 0018-9200, 12 p.Article

A Distributed Oscillator Based All-Digital PLL With a 32-Phase Embedded Phase-to-Digital ConverterTAKINAMI, Koji; STRANDBERG, Richard; LIANG, Paul C. P et al.IEEE journal of solid-state circuits. 2011, Vol 46, Num 11, pp 2650-2660, issn 0018-9200, 11 p.Article

A Fast Phase Tracking ADPLL for Video Pixel Clock Generation in 65 nm CMOS TechnologyCHUNG, Ching-Che; KO, Chiun-Yao.IEEE journal of solid-state circuits. 2011, Vol 46, Num 10, pp 2300-2311, issn 0018-9200, 12 p.Article

Smart-pixel for 3D ranging imagers based on Single-Photon Avalanche Diode and Time-to-Digital ConverterMARKOVIC, Bojan; TISA, Simone; TOSI, Alberto et al.Proceedings of SPIE, the International Society for Optical Engineering. 2011, Vol 8033, issn 0277-786X, isbn 978-0-8194-8607-3, 80330A.1-80330A.6Conference Paper

Spur-Free Multirate All-Digital PLL for Mobile Phones in 65 nm CMOSBOGDAN STASZEWSKI, Robert; WAHEED, Khurram; DÜLGER, Fikret et al.IEEE journal of solid-state circuits. 2011, Vol 46, Num 12, pp 2904-2919, issn 0018-9200, 16 p.Conference Paper

Software Defined Radio Based Multi-Carrier Multi-Function Waveform for Cognitive RadioRUOLIN ZHOU; XUE LI; CHAKRAVARTHY, Vasu et al.Proceedings of SPIE, the International Society for Optical Engineering. 2010, Vol 7707, issn 0277-786X, isbn 9780819481719, 770705.1-770705.8Conference Paper

A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse-Fine Time-to-Digital Converter With Subpicosecond ResolutionLEE, Minjae; HEIDARI, Mohammad E; ABIDI, Asad A et al.IEEE journal of solid-state circuits. 2009, Vol 44, Num 10, pp 2808-2816, issn 0018-9200, 9 p.Article

A study on fully digital clock data recovery utilizing time to digital converter : Analog circuits and related SoC integration technologiesPHILIPUS CHANDRA OH; MATSUZAWA, Akira; CHAIVIPAS, Win et al.IEICE transactions on electronics. 2007, Vol 90, Num 6, pp 1311-1314, issn 0916-8524, 4 p.Article

Timing jitter measurement in single-flux-quantum circuits based on time-to-digital converters with high time-resolutionTERABE, Masayoshi; SEKIYA, Akito; YAMADA, Takahiro et al.IEEE transactions on applied superconductivity. 2007, Vol 17, Num 2, pp 552-555, issn 1051-8223, 4 p., 1Conference Paper

A 580 fs-Resolution Time-to-Digital Converter Utilizing Differential Pulse-Shrinking Buffer Ring in 0.18 μm CMOS Technology : Solid-State Circuit Design -Architecture, Circuit, Device and Design MethodologyIIZUKA, Tetsuya; MIURA, Satoshi; YAMAMOTO, Ryota et al.IEICE transactions on electronics. 2012, Vol 95, Num 4, pp 661-667, issn 0916-8524, 7 p.Article

A Wideband 3.6 GHz Digital ΔΣ Fractional-N PLL With Phase Interpolation Divider and Digital Spur CancellationZANUSO, Marzo; LEVANTINO, Salvatore; SAMORI, Carlo et al.IEEE journal of solid-state circuits. 2011, Vol 46, Num 3, pp 627-638, issn 0018-9200, 12 p.Article

Proposal of a Compact Neutron Diffraction System with a Single-Flux-Quantum Signal Processor : Superconducting signal processing technologiesFUJIMAKI, Akira; NAKANISHI, Isao; MIYAJIMA, Shigeyuki et al.IEICE transactions on electronics. 2011, Vol 94, Num 3, pp 254-259, issn 0916-8524, 6 p.Article

A 0.357 ps Resolution, 2.4 GHz Time-to-Digital Converter with Phase-Interpolator and Time AmplifierKIM, Younghwa; PARK, Ansoo; PARK, Joon-Sung et al.IEICE transactions on electronics. 2011, Vol 94, Num 12, pp 1896-1901, issn 0916-8524, 6 p.Article

A Miniature 2 mW 4 bit 1.2 GS/s Delay-Line-Based ADC in 65 nm CMOSTOUSI, Yahya M; AFSHARI, Ehsan.IEEE journal of solid-state circuits. 2011, Vol 46, Num 10, pp 2312-2325, issn 0018-9200, 14 p.Article