A DIGITAL PHASE-LOCKED LOOP FOR GENERATING FREQUENCY DISCRIMINATING DIGITAL WORDSSAHA AR; MAZUMDER BC.1982; PROC. IEEE; ISSN 0018-9219; USA; DA. 1982; VOL. 70; NO 2; PP. 200-201; BIBL. 2 REF.Article

ALIAS LOCK BEHAVIOR OF SAMPLED-DATA COSTAS LOOPSIMON MK.1980; IEEE TRANS. COMMUN.; ISSN 0090-6778; USA; DA. 1980; VOL. 28; NO 8 PART. 1; PP. 1315-1325; BIBL. 10 REF.Article

ULTRAHARMONIC AND SUBHARMONIC RESPONSES OF A DIGITAL PHASE LOCKED LOOPMAJUMDAR T; BHATTACHARYA AK; BANERJEE P et al.1979; INDIAN J. PURE APPL. PHYS.; ISSN 0019-5596; IND; DA. 1979; VOL. 17; NO 1; PP. 32-37; BIBL. 7 REF.Article

LINEAR DIGITAL PHASE-LOCKED LOOPS USING INTEGRATORS IN A PULSE FREQUENCY-MODULATION SYSTEMIRITANI T; KINOUCHI Y; USHITA T et al.1982; IEE PROCEEDINGS. PART F. COMMUNICATIONS, RADAR AND SIGNAL PROCESSING; ISSN 0143-7070; GBR; DA. 1982; VOL. 129; NO 5; PP. 352-358; BIBL. 7 REF.Article

OPTICAL DATA HIGHWAY USING ERROR-FREE BYPASSING TECHNIQUEIWAKAMI T; HASEGAWA T.1982; NEC RESEARCH & DEVELOPMENT; ISSN 0048-0436; JPN; DA. 1982; NO 66; PP. 16-24; BIBL. 5 REF.Article

A DIGITAL PHASE-LOCKED LOOP FOR GENERATING FREQUENCY DISCRIMINATING CODES AND FREQUENCY MULTIPLICATIONSAHA AR; MAZUMDER BC.1981; PROC. IEEE; ISSN 0018-9219; USA; DA. 1981; VOL. 69; NO 4; PP. 472-473; BIBL. 3 REF.Article

HYBRID CASCADING OF ANALOG & DIGITAL PHASE-LOCKED LOOPSBHATTACHARYA AK; MAJUMDAR T; RAY SK et al.1978; INDIAN J. PURE APPL. PHYS.; IND; DA. 1978; VOL. 16; NO 10; PP. 911-920; BIBL. 4 REF.Article

SAMPLING AND QUANTIZING NOISE MINIMIZATION OF A DIGITAL PHASE LOCKED LOOPBISWAS BN; RAY SK; MAJUMDAR T et al.1978; PROC. I.E.E.E.; USA; DA. 1978; VOL. 66; NO 7; PP. 806-807; BIBL. 6 REF.Article

STABILITY ANALYSIS OF AN NTH POWER DIGITAL PHASE-LOCKED LOOP. II: SECOND- AND THIRD-ORDER DPLL'SOSBORNE HC.1980; IEEE TRANS. COMMUN.; ISSN 0090-6778; USA; DA. 1980; VOL. 28; NO 8 PART. 1; PP. 1355-1364; BIBL. 11 REF.Article

COHERENT SQUARE WAVE DEMODULATION OF IDEAL LIMITER OUTPUT.HOROWITZ LL.1977; I.E.E.E. TRANS. AEROSPACE ELECTRON. SYST.; U.S.A.; DA. 1977; VOL. 13; NO 4; PP. 400-403; BIBL. 6 REF.Article

DIGITAL PHASE-LOCKED LOOP RESPONSE TO A NOISY FM SIGNALMAJOMDAR T; SARKAR BC; BHATTACHARYA AK et al.1980; J. INSTIT. ELECTRON. TELECOMMUNIC. ENGRS; IND; DA. 1980; VOL. 26; NO 3; PP. 176-179; BIBL. 4 REF.Article

DYNAMIQUE STATISTIQUE D'UN SYSTEME NUMERIQUE DE SYNCHRONISATION DE PHASE DE PREMIER ORDREBELYKH VN; MAKSAKOV VP.1979; RADIOTEKH. I EHLEKTRON.; SUN; DA. 1979; VOL. 24; NO 5; PP. 965-974; BIBL. 11 REF.Article

LSI'S FOR DIGITAL SIGNAL PROCESSINGOHWADA N; KIMURA T; DOKEN M et al.1979; I.E.E.E. J. SOLID-STATE CIRCUITS; USA; DA. 1979; VOL. 14; NO 2; PP. 214-220; BIBL. 7 REF.Article

REGIMES STATIONNAIRES ET PERIODIQUES DANS DES MODELES DE MARCHE ALEATOIRE CYCLIQUE POUR LA BOUCLE A VERROUILLAGE DE PHASE NUMERIQUE DU PREMIER ORDREBURDZEJKO BP; SHAKHGIL'DYAN VV.1979; RADIOTEKH. I EHLEKTRON.; SUN; DA. 1979; VOL. 24; NO 9; PP. 1796-1805; BIBL. 9 REF.Article

PHASE ACQUISITION STATISTICS FOR PHASE-LOCKED LOOPSMEYR H; POPKEN L.1980; IEEE TRANS. COMMUN.; ISSN 0090-6778; USA; DA. 1980; VOL. 28; NO 8 PART. 1; PP. 1365-1372; BIBL. 7 REF.Article

LSI'S FOR DIGITAL SIGNAL PROCESSINGOHWADA N; KIMURA T; DOKEN M et al.1979; I.E.E.E. TRANS. ELECTRON DEVICES; USA; DA. 1979; VOL. 26; NO 4; PP. 292-298; BIBL. 7 REF.Article

PERFORMANCE ANALYSIS OF PULSE DOPPLER DIGITAL RADARS WITH APPLICATION TO THE SHUTTLE KU-BAND SYSTEMALEM WK; WEBER CL.1978; I.E.E.E. TRANS. COMMUNIC.; USA; DA. 1978; VOL. 26; NO 11; PP. 1620-1635; BIBL. 18 REF.Article

Fuzzy logic for digital phase-locked loop filter designSIMON, D; EL-SHERIEF, H.IEEE transactions on fuzzy systems. 1995, Vol 3, Num 2, pp 211-218, issn 1063-6706Article

Improving the settling time of a digital phase-lock frequency synthesizerMAHMOOD, M. K.International journal of electronics. 1987, Vol 62, Num 2, pp 305-311, issn 0020-7217Article

Comparison between first-order digital and analogue phase-locked loopsD'ANDREA, A. N; VACCARELLI, A.Electronics Letters. 1984, Vol 20, Num 19, pp 778-780, issn 0013-5194Article

Results on mean time-to-first-slip for first-order zero-crossing digital phase-locked loops using Markoff chains and simulations = Berechnung der mittleren Ausrastzeit eines digitalen Nulldurchgangs-Phasenregelkreises. I: Ordnung mittels Markoff-Ketten und SimulationenHAUKE, W; HAUNSTEIN, H.Frequenz. 1993, Vol 47, Num 5-6, pp 144-150, issn 0016-1136Article

Performance improvment of a binary quantized all-digital phase-locked loop with a new aided-acquisition techniqueSANDOZ, J.-P; STEENAART, W.IEEE transactions on communications. 1984, Vol 32, Num 12, pp 1269-1276, issn 0090-6778Article

A new look into the acquisition properties of a second-order digital phase locked loopSARKAR, B. C; SANTANU CHATTOPADHYAY.IEEE transactions on communications. 1994, Vol 42, Num 5, pp 2087-2091, issn 0090-6778Article

Nonlinear dynamics of a digital phase locked loopBERNSTINN, G. M; LIEBERMAN, M. A; LICHTENBERG, A. J et al.IEEE transactions on communications. 1989, Vol 37, Num 10, pp 1062-1070, issn 0090-6778, 9 p.Article

Statistical analysis of digital phase-locked loops in fading channelsVARANASI, S; GUPTA, S. C.IEEE transactions on aerospace and electronic systems. 1984, Vol 20, Num 6, pp 682-694, issn 0018-9251Article