Stray-free switched-capacitor building block that realises delay, constant multiplier, or summer circuitSAID, A. E.Electronics Letters. 1985, Vol 21, Num 4, pp 167-168, issn 0013-5194Article

100 ps resolution simple delay circuit for scanning electron microscope stroboscopyFUJIOKA, H; NAKAMAE, K; URA, K et al.Journal of physics. E. Scientific instruments. 1984, Vol 17, Num 3, pp 198-199, issn 0022-3735Article

RETARD QUANTIFIE MULTICANAL A IMMUNITE VIS-A-VIS DES BRUITSFON'KIN VA; YAKUSHEV GG; POLONSKIJ L YA et al.1979; PRIBORY TEKH. EKSPER.; SUN; DA. 1979; NO 3; PP. 115-119; BIBL. 4 REF.Article

DISPOSITIF DE RETARD CONTROLABLE POUR SIGNAUX ANALOGIQUES, A TRANSISTORS MOSKONTOROVICH BI; KLEVANSKAYA MV.1980; PRIB. TEH. EKSP.; ISSN 0032-8162; SUN; DA. 1980; NO 3; PP. 142-144; BIBL. 3 REF.Article

DISPOSITIF DE RETARD PRECIS, CONTINUMENT REGLABLE DANS UNE LARGE GAMME, POUR IMPULSIONS DE LA NANOSECONDEMOROZOV AG.1979; PRIB. TEH. EKSP.; ISSN 0032-8162; SUN; DA. 1979; NO 4; PP. 175-178; BIBL. 5 REF.Article

UNITE COMPACTE DE RETARD POUR SIGNAL LOGIQUEMERZLYAKOV SI; NGUEN NGOK LAM.1979; PRIB. TEH. EKSP.; ISSN 0032-8162; SUN; DA. 1979; NO 5; PP. 114-115; BIBL. 3 REF.Article

DISPOSITIF TRANSISTORISE DE RETARD TEMPOREL REGLABLEROMANOV SI.1982; PRIB. THE. EKSP.; ISSN 0032-8162; SUN; DA. 1982; NO 4; PP. 127-128; BIBL. 1 REF.Article

SCHALTUNG FUER SIGNALVERZOEGERUNG = CIRCUIT DE RETARD DU SIGNALGRAICHEN G.1979; RADIO FERNSEHEN ELEKTRON; DDR; DA. 1979; VOL. 28; NO 8; PP. 531-532Article

Offset-compensated switched-capacitor delay circuit that is insensitive to stray capacitance and to capacitor mismatchDABROWSKI, A; MENZI, U; MOSCHYTZ, G. S et al.Electronics Letters. 1989, Vol 25, Num 10, pp 623-625, issn 0013-5194, 3 p.Article

Stray-free switched-capacitor unit-delay circuitGILLINGHAM, P.Electronics Letters. 1984, Vol 20, Num 7, pp 308-310, issn 0013-5194Article

Analysis and attenuation proposal in ground bounceZENTENO, Antonio; CHAMPAC, Victor H; RENOVELL, Michell et al.Asian test symposium. 2004, pp 460-463, isbn 0-7695-2235-1, 1Vol, 4 p.Conference Paper

Statistical static timing analysis using symbolic event propagationMONDAL, A; CHAKRABARTI, P. P; DASGUPTA, P et al.IET circuits, devices & systems (Print). 2007, Vol 1, Num 4, pp 283-291, issn 1751-858X, 9 p.Article

LIGNE A RETARD DISCRETE, LARGE BANDESAZANOV VI; YAREMENKO NG.1977; PRIBORY TEKH. EKSPER.; S.S.S.R.; DA. 1977; NO 3; PP. 125-126; BIBL. 2 REF.Article

DISPOSITIF A RETARD DISCRET-ANALOGIQUEAMINEV AM.1976; RADIOTEKHNIKA; S.S.S.R.; DA. 1976; VOL. 31; NO 6; PP. 27-30; BIBL. 6 REF.Article

DISPOSITIFS A RETARD A COMPARATEURS INTEGRES MONOLITHIQUESD'YAKONOV VP; REMNEV AM.1977; PRIBORY TEKH. EKSPER.; S.S.S.R.; DA. 1977; NO 5; PP. 98-101; BIBL. 3 REF.Article

PC sampling oscillograph for subnanosecond time regionCERVEN, J; KUKUCA, R.Electronics Letters. 1990, Vol 26, Num 23, pp 1950-1952, issn 0013-5194Article

Sine-wave crossing technique as a basis for a sinusoidal phase shifterFYATH, R. S; HASSAN, A. K.International journal of electronics. 1993, Vol 75, Num 4, pp 655-664, issn 0020-7217Article

Automation of the NBS threshold photoelectron-photoion coincidence mass spectrometerBUTLER, J. J; HOLLAND, D. M. P; PARR, A. C et al.Journal of physics. E. Scientific instruments. 1985, Vol 18, Num 4, pp 286-289, issn 0022-3735Article

Implementation of wideband integer and fractional delay elementMURPHY, N. P; KRUKOWSKI, A; KALE, I et al.Electronics Letters. 1994, Vol 30, Num 20, pp 1658-1659, issn 0013-5194Article

Difference ratio of a function and an analysis of signal time delay circuitsGOLUB, V. S.Soviet journal of communications technology & electronics. 1991, Vol 36, Num 11, pp 115-117, issn 8756-6648Article

On the use of redundant pyrotechnic delaysYANIV, A.Propellants, explosives, pyrotechnics. 1988, Vol 13, Num 4, pp 106-110, issn 0721-3115Article

Switched-capacitor delay circuit that is insensitive to capacitor mismatch and stray capacitanceNAGARAJ, K.Electronics Letters. 1984, Vol 20, Num 16, pp 663-664, issn 0013-5194Article

A monotonic digitally controlled delay elementMAYMANDI-NEJAD, Mohammad; SACHDEV, Manoj.IEEE journal of solid-state circuits. 2005, Vol 40, Num 11, pp 2212-2219, issn 0018-9200, 8 p.Article

Extracting exact time bounds from logical proofsFERRARI, Mauro; FIORENTINI, Camillo; ORNAGHI, Mario et al.Lecture notes in computer science. 2002, pp 245-265, issn 0302-9743, isbn 3-540-43915-3, 21 p.Conference Paper

GENERATEURS D'IMPULSIONS RECTANGULAIRES CONTROLABLES AVEC UTILISATION D'UNE PENTODE SEMICONDUCTRICEOBOD II.1980; PRIB. TEH. EKSP.; ISSN 0032-8162; SUN; DA. 1980; NO 6; PP. 94-95; BIBL. 1 REF.Article