Design of MOS networks in single-rail input logic for incompletely specified functionsHUNG CHI LAI; MUROGA, S.IEEE transactions on computer-aided design of integrated circuits and systems. 1988, Vol 7, Num 3, pp 339-345, issn 0278-0070Article

Logic networks with a minimum number of NOR(NAND) gates for parity functions of n variablesHUNG CHI LAI; MUROGA, S.IEEE transactions on computers. 1987, Vol 36, Num 2, pp 157-166, issn 0018-9340Article

LOGIC NETWORKS OF CARRY-SAVE ADDERSHUNG CHI LAI; MUROGA S.1982; IEEE TRANS. COMPUT.; ISSN 0018-9340; USA; DA. 1982; VOL. 31; NO 9; PP. 870-882; BIBL. 10 REF.Article