Pascal and Francis Bibliographic Databases

Help

Search results

Your search

kw.\*:("LOGIC SIMULATION")

Document Type [dt]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Publication Year[py]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Discipline (document) [di]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Language

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Author Country

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Results 1 to 25 of 121

  • Page / 5
Export

Selection :

  • and

LOGIC SIMULATION. II.BLUNDEN DF; BOYCE AH; TAYLOR G et al.1977; MARCONI REV.; G.B.; DA. 1977; VOL. 40; NO 207; PP. 236-253; BIBL. 3 REF.Article

THE CASE FOR LOGIC SIMULATION.LAWRENCE B.1976; NEW ELECTRON.; G.B.; DA. 1976; VOL. 9; NO 18; PP. 50-53 (2P.)Article

COMPUTER-AIDED DESIGN OF LSI CIRCUITSNIESSEN C.1977; PHILIPS TECH. REV.; NLD; DA. 1977; VOL. 37; NO 11-12; PP. 278-290; BIBL. 10 REF.Article

LOMACH: A MOS CIRCUIT MASK CHECKING LOGIC SIMULATORSZANTO L.1982; COMPUTER-AIDED DESIGN; ISSN 0010-4485; GBR; DA. 1982; VOL. 14; NO 6; PP. 313-319; BIBL. 7 REF.Article

VISTA: A VLSI CAD SYSTEMDASEKING HW; GARDNER RI; WEIL PB et al.1982; IEEE TRANS. COMPUT. AIDED DES. INTEGR. CIRCUITS SYST.; USA; DA. 1982; VOL. 1; NO 1; PP. 36-52; BIBL. 56 REF.Article

FUNKTIONSORIENTIERTE BERECHNUNG DER EINTRITTSWAHRSCHEINLICHKEIT VON ARBEITSUNFAELLEN AUS FEHLERBAEUMEN = CALCUL FONCTIONNEL DES PROBABILITES D'ACCIDENTS DU TRAVAIL A PARTIR DES ARBRES DE DEFAUTUHLIG D.1980; ELEKTRIE; DDR; DA. 1980; VOL. 34; NO 4; PP. 196-198; ABS. RUS/ENG; BIBL. 5 REF.Article

MACLOS-MASK CHECKING LOGIC SIMULATORHIRABAYASHI K; KAWAMURA M.1980; IEEE J. SOLID-STATE CIRCUITS; ISSN 0018-9200; USA; DA. 1980; VOL. 15; NO 3; PP. 368-370; BIBL. 1 REF.Article

LOGIC SIMULATION USING INTERACTIVE HARDWARE.TONG LC; GOURLEY SF.1977; COMPUTER AIDED DESIGN; G.B.; DA. 1977; VOL. 9; NO 2; PP. 99-102; BIBL. 6 REF.Article

Accurate logic simulation by overcoming the unknown value propagation problemKANG, Sungho; SZYGENDA, Stephen A.Simulation (San Diego, Calif.). 2003, Vol 79, Num 2, pp 59-68, issn 0037-5497, 10 p.Article

THEORETICAL CONSIDERATION OF THE DIGITAL SIMULATION CONTAINING UNKNOWN STATESKANADA H.1977; SYST. COMPUTERS CONTROLS; USA; DA. 1977 PUBL. 1978; VOL. 8; NO 1; PP. 9-16; BIBL. 9 REF.Article

FAULT MODELING AND LOGIC SIMULATION OF CMOS AND MOS INTEGRATED CIRCUITSWADSACK RL.1978; BELL SYST. TECH. J.; USA; DA. 1978; VOL. 57; NO 5; PP. 1449-1474; BIBL. 7 REF.Article

TIME-OUT: A GRAPHIC OUTPUT PACKAGE FOR A LOGIC SIMULATORFLEMING MA; COX GW; CARROLL BD et al.1978; SOUTHEASTCON '78. INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS. REGION 3. CONFERENCE/1978-04-10/ATLANTA GA; USA; NEW YORK: IEEE; DA. 1978; 300-302; BIBL. 1 REF.Conference Paper

FAULT COVERAGE IN DIGITAL INTEGRATED CIRCUITSWADSACK RL.1978; BELL SYST. TECH. J.; USA; DA. 1978; VOL. 57; NO 5; PP. 1475-1488; BIBL. 7 REF.Article

A LOGIC SIMULATION MACHINEABRAMOVICI M; LEVENDEL YH; MENON PR et al.1982; ANNUAL SYMPOSIUM ON COMPUTER ARCHITECTURE. 9/1982-04-26/AUSTIN TX; USA; NEW YORK: IEEE; DA. 1982; PP. 148-157; BIBL. 18 REF.Conference Paper

CHIP-LEVEL SIMULATION OF MICROPROCESSORSARMSTRONG JR; WOODRUFF GW.1980; COMPUTER; USA; DA. 1980; VOL. 13; NO 1; PP. 94-100; BIBL. 10 REF.Article

EPISODE: UN PROGRAMME POUR LA SIMULATION DYNAMIQUE A PLUSIEURS NIVEAUX ET L'ANALYSE DE LA PROPAGATION DES DEFAUTS DANS LES CIRCUITS INTEGRES COMPLEXES.MUTEL J; RAULT JC; THUEL J et al.1977; DGRST-7670800; FR.; DA. 1977; PP. (92P.); H.T. 4; BIBL. 6 REF.; (RAPP. FINAL, ACTION CONCERTEE: COMPOSANTS CIRCUITS MICROMINIATURISES)Report

HIGH-RELIABILITY DATA TRANSMISSION TO MOBILE VEHICLESEDWARDS JR.1978; RADIO ELECTRON. ENGR; GBR; DA. 1978; VOL. 48; NO 6; PP. 285-292; BIBL. 11 REF.Article

Logic modelling in computer-aided design = Simulation logique dans la conception assistéeBIJL, A.Environment and planning. B, Planning & design (Print). 1986, Vol 13, Num 2, pp 233-241, issn 0265-8135Article

Simulation as a design tool: implementation of systems by means of different technologiesRODDA, L; SECHI, G. R.Microprocessing and microprogramming. 1985, Vol 15, Num 4, pp 203-211, issn 0165-6074Article

Zero delay elements in logic simulationGAI, S; SOMENZI, F; SPALLA, M et al.Microprocessing and microprogramming. 1985, Vol 16, Num 4-5, pp 335-339, issn 0165-6074Article

A switch-level model and simulator for MOS digital systemsBRYANT, R. E.IEEE transactions on computers. 1984, Vol 33, Num 2, pp 160-177, issn 0018-9340Article

Order and negation as failureVAN NIEUWENBORGH, Davy; VERMEIR, Dirk.Lecture notes in computer science. 2003, pp 194-208, issn 0302-9743, isbn 3-540-20642-6, 15 p.Conference Paper

Simulation―Bestandteil des rechnergestützten Schaltkreisentwurfs = La simulation, partie de la conception assistée des circuits = Simulation, a part of computer-aided circuit designFÜGERT, E.Wissenschaftliche Zeitschrift der Technischen Hochschule Karl-Marx-Stadt. 1986, Vol 28, Num 4, pp 501-509, issn 0372-7610Article

A characterization of ternary simulation of gate networksBRZOZOWSKI, J. A; SEGER, C.-J.IEEE transactions on computers. 1987, Vol 36, Num 11, pp 1318-1327, issn 0018-9340Article

SPIN-SIM : Logic and fault simulation for speed-independent circuitsFENG SHI; MAKRIS, Yiorgos.International Test Conference. 2004, pp 597-606, isbn 0-7803-8580-2, 1Vol, 10 p.Conference Paper

  • Page / 5