DESIGNING WITH PLA'SMCCLUSKEY EJ.1980; ASILOMAR CONFERENCE ON CIRCUITS, SYSTEMS & COMPUTERS. 13/1979/PACIFIC GROVE CA; USA; NEW YORK: IEEE; DA. 1980; PP. 442-445; BIBL. 25 REF.Conference Paper

DESIGN ENGINEERING OF THE OG GAS CLEANING SYSTEM AT INLAND'S NO 2 BOF SHOP. = SYSTEME OG D'EPURATION DES GAZ DE L'ACIERIE A L'OXYGENE NO 2 DE L'INLAND STEELMCCLUSKEY EJ.1976; IRON STEEL ENGR; U.S.A.; DA. 1976; VOL. 53; NO 12; PP. 53-59Article

SWITCH COMPLEXITY IN SYSTEMS WITH HYBRID REDUNDANCYSIEWIOREK DP; MCCLUSKEY EJ.1973; I.E.E.E. TRANS. COMPUTERS; U.S.A.; DA. 1973; VOL. 22; NO 3; PP. 276-282; BIBL. 13 REF.Serial Issue

CONCURRENT ERROR DETECTION AND TESTING FOR LARGE PLA'SKHAKBAZ J; MCCLUSKEY EJ.1982; IEEE J. SOLID-STATE CIRCUITS; ISSN 0018-9200; USA; DA. 1982; VOL. 17; NO 2; PP. 386-394; BIBL. 22 REF.Article

SEQUENTIAL CIRCUIT OUTPUT PROBABILITIES FROM REGULAR EXPRESSIONS = PROBABILITES DE SORTIE DE CIRCUITS SEQUENTIELS A PARTIR D'EXPRESSIONS REGULIERESPARKER KP; MCCLUSKEY EJ.1978; I.E.E.E. TRANS. COMPUTERS; USA; DA. 1978; VOL. 27; NO 3; PP. 222-231; BIBL. 14 REF.Article

TESTABILITY CONSIDERATIONS IN MICROPROCESSOR-BASED DESIGNHAYES JP; MCCLUSKEY EJ.1980; COMPUTER; USA; DA. 1980; VOL. 13; NO 3; PP. 17-26; BIBL. 52 REF.Article

MICROCOMPUTERS IN THE COMPUTER ENGINEERING CURRICULUM.WAKERLY JF; MCCLUSKEY EJ.1977; COMPUTER; U.S.A.; DA. 1977; VOL. 10; NO 1; PP. 32-38; BIBL. 25 REF.Article

THE ERROR LATENCY OF A FAULT IN A SEQUENTIAL DIGITAL CIRCUIT.SHEDLETSKY JJ; MCCLUSKEY EJ.1976; I.E.E.E. TRANS. COMPUTERS; U.S.A.; DA. 1976; VOL. 25; NO 6; PP. 655-659; BIBL. 12 REF.Article

DESIGN OF LOW-COST GENERAL-PURPOSE SELF-DIAGNOSING COMPUTERS.WAKERLY JF; MCCLUSKEY EJ.1974; IN: INF. PROCESS. 74. INT. FED. PROCESS. CONGR.; STOCKHOLM; 1974; AMSTERDAM; NORTH HOLLAND PUBL.; DA. 1974; PP. 108-111; BIBL. 14 REF.Conference Paper

AN ITERATIVE CELL SWITCH DESIGN FOR HYBRID REDUNDANCYSIEWIOREK DP; MCCLUSKEY EJ.1973; I.E.E.E. TRANS. COMPUTERS; U.S.A.; DA. 1973; VOL. 22; NO 3; PP. 290-297; BIBL. 14 REF.Serial Issue

DESIGN FOR AUTONOMOUS TESTMCCLUSKEY EJ; SAIED BOZORGUI NESBAT.1981; IEEE TRANS. CIRCUITS SYST.; ISSN 0098-4094; USA; DA. 1981; VOL. 28; NO 11; PP. 1070-1079; BIBL. 21 REF.Article

A STATISTICAL FAILURE/LOAD RELATIONSHIP: RESULTS OF A MULTICOMPUTER STUDYIYER RK; BUTNER SE; MCCLUSKEY EJ et al.1982; IEEE TRANS. COMPUT.; ISSN 0018-9340; USA; DA. 1982; VOL. 31; NO 7; PP. 697-706; BIBL. 19 REF.Article

BOOLEAN NETWORK PROBABILITIES AND NETWORK DESIGNMCCLUSKEY EJ; PARKER KP; SHEDLETSKY JJ et al.1978; I.E.E.E. TRANS. COMPUTERS; USA; DA. 1978; VOL. 27; NO 2; PP. 187-189; BIBL. 3 REF.Article