A module generator of 2-level neuron MOS circuitsIKE, K; HIROSE, K; YASUURA, H et al.Computers & electrical engineering. 1998, Vol 24, Num 1-2, pp 33-41, issn 0045-7906Article

A neuron-MOS neural network using self-learning-compatible synapse circuitsSHIBATA, T; KOSAKA, H; ISHII, H et al.IEEE journal of solid-state circuits. 1995, Vol 30, Num 8, pp 913-922, issn 0018-9200Article

A new constant-field scaling theory for MOSFET'sJIIN-JANG MAA; CHING-YUAN WU.I.E.E.E. transactions on electron devices. 1995, Vol 42, Num 7, pp 1262-1268, issn 0018-9383Article

Computation of current and transconductance of a nonuniformly doped channel MOSFET with an arbitrary doping profileCHONG-LUNG WANG.Solid-state electronics. 1995, Vol 38, Num 8, pp 1423-1429, issn 0038-1101Article

Methods to improve digital MOS macromodel accuracyJEONG-TAEK KONG; OVERHAUSER, D.IEEE transactions on computer-aided design of integrated circuits and systems. 1995, Vol 14, Num 7, pp 868-881, issn 0278-0070Article

Vertical MOS technology with sub-0.1μm channel lengthsGOSSNER, H; WITTMANN, F; EISELE, I et al.Electronics Letters. 1995, Vol 31, Num 16, pp 1394-1395, issn 0013-5194Article

A complete substrate current model for submicrometre and deep submicrometre MOSFETsHU, M.-C; JANG, S.-L.International journal of electronics. 1997, Vol 83, Num 2, pp 159-176, issn 0020-7217Article

Increased hole trapping in gate oxides as latent damage from plasma chargingBROZEK, T; VISWANATHAN, C. R.Semiconductor science and technology. 1997, Vol 12, Num 12, pp 1551-1558, issn 0268-1242Article

A simple method to extract the asymmetry in parasitic source and drain resistances from measurements on a MOS transistorRAYCHAUDHURI, A; KOLK, J; DEEN, M. J et al.I.E.E.E. transactions on electron devices. 1995, Vol 42, Num 7, pp 1388-1390, issn 0018-9383Article

Template-based MOSFET device modelGRAHAM, M. G; PAULOS, J. J; NYCHKA, D. W et al.IEEE transactions on computer-aided design of integrated circuits and systems. 1995, Vol 14, Num 8, pp 924-933, issn 0278-0070Article

Silicon piezoresistivity modelling: application to the simulation of MOSFETsWANG, Z. Z; SUSKI, J; COLLARD, D et al.Sensors and actuators. A, Physical. 1995, Vol 47, Num 1-3, pp 628-631, issn 0924-4247Conference Paper

Novel MOS-C balanced-input balanced-output filter using the current feedback operational amplifierMAHMOUD, S. A; SOLIMAN, A. M.International journal of electronics. 1998, Vol 84, Num 5, pp 479-485, issn 0020-7217Article

A class AB CMOS square-rooting circuitRIEWRUJA, V; ANUNTAHIRUNRAT, K; SURAKAMPONTORN, W et al.International journal of electronics. 1998, Vol 85, Num 1, pp 55-60, issn 0020-7217Article

Operation of a bipolar transistor with a tunnel MOS emitter and an induced base from 4.2 to 300 KGREKHOV, I. V; SCHMALZ, K; SHULEKIN, A. F et al.Cryogenics (Guildford). 1998, Vol 38, Num 6, pp 613-618, issn 0011-2275Article

An accurate transient model for BiCMOS gate optimizationJIMENEZ, V; ALCUBILLA, R.International journal of electronics. 1997, Vol 82, Num 5, pp 503-514, issn 0020-7217Article

An input-free V_T extractor circuit using a series connection of three transistorsFILANOVSKY, I. M.International journal of electronics. 1997, Vol 82, Num 5, pp 527-532, issn 0020-7217Article

High-power linear silicon MOSFET for 820 ∼ 960 MHz base station applicationTANAKA, W; SARKISSIAN, G; KATO, H et al.NEC research & development. 1996, Vol 37, Num 1, pp 8-12, issn 0547-051XArticle

A submicron DC MOSFET model for simulation of analog circuitsAMITAVA CHATTERJEE; MACHALA, C. F; PING YANG et al.IEEE transactions on computer-aided design of integrated circuits and systems. 1995, Vol 14, Num 10, pp 1193-1207, issn 0278-0070Article

An analytical model for lightly doped drain MOS transistorsROOBIK GHARABAGI; ARMINEH KHALILI; BESHARA SHOLY et al.International journal of electronics. 1995, Vol 78, Num 3, pp 509-517, issn 0020-7217Article

On TSC checkers for m-out-of-n codesDIMAKOPOULOS, V. V; SOURTZIOTIS, G; PASCHALIS, A et al.IEEE transactions on computers. 1995, Vol 44, Num 8, pp 1055-1059, issn 0018-9340Article

The 'gated-diode' configuration in MOSFET's, a sensitive tool for characterizing hot-carrier degradationSPECKBACHER, P; BERGER, J; ASENOV, A et al.I.E.E.E. transactions on electron devices. 1995, Vol 42, Num 7, pp 1287-1296, issn 0018-9383Article

A 3 V operation power MOSFETs for DCS1800 and GSM RF amplifierWATANABE, T; TODA, T; INOUE, T et al.NEC research & development. 1998, Vol 39, Num 3, pp 299-303, issn 0547-051XArticle

Dc electrical oxide thickness model for quantization of the inversion layer in MOSFETsKING, Y.-C; FUJIOKA, H; KAMOHARA, S et al.Semiconductor science and technology. 1998, Vol 13, Num 8, pp 963-966, issn 0268-1242Article

Deep-submicrometre fully-depleted SOI MOSFET drain current model for digital/analogue circuit simulationHU, M.-C; JANG, S.-L.International journal of electronics. 1998, Vol 84, Num 3, pp 167-185, issn 0020-7217Article

Gate-oxide thickness effects on hot-carrier-induced degradation in n-MOSFETsGU, Y; YUAN, J. S.International journal of electronics. 1998, Vol 85, Num 1, pp 1-9, issn 0020-7217Article