A reconfigurable array for solving linear system of equations by LU-decomposition methodBEN CHEN; ONODA, M.Transactions of the Institute of Electronics and Communication Engineers of Japan. Section E. 1988, Vol 71, Num 9, pp 829-832, issn 0387-236XArticle

Systolic modular exponentiationTIOUNTCHIK, A. A.Lecture notes in computer science. 1997, pp 404-405, issn 0302-9743, isbn 3-540-63371-5Conference Paper

A hidden surface and shading processor (HSSP) with a systolic architectureNISHIZAWA, T; OHGI, T; KAMIYAMA, H et al.IEEE journal of solid-state circuits. 1988, Vol 23, Num 5, pp 1236-1240, issn 0018-9200Article

Improved systolic array for linear discriminant function classifierCHIN-LIANG WANG; CHE-HO WEI; SIN-HORNG CHEN et al.Electronics Letters. 1986, Vol 22, Num 2, pp 85-86, issn 0013-5194Article

Architecture of a CMOS correlatorCORRY, A; PATEL, K.GEC journal of research. 1983, Vol 1, Num 1, pp 35-38, issn 0264-9187Article

On optimal parallelization of sorting networksGANNETT, E; KOTHARI, S. C; HSU-CHUN YEN et al.Theoretical computer science. 1990, Vol 76, Num 2-3, pp 331-341, issn 0304-3975, 11 p.Article

Efficient one-dimensional systolic array realization of the discrete Fourier transformBERALDIN, J. A; ABOULNASR, T; STEENAART, W et al.IEEE transactions on circuits and systems. 1989, Vol 36, Num 1, pp 95-100, issn 0098-4094, 6 p.Article

A systolic array for the longest common subsequence problemROBERT, Y; TCHUENTE, M.Information processing letters. 1985, Vol 21, Num 4, pp 191-198, issn 0020-0190Article

Efficient bit-level systolic arrays for inner produit computationURQUHART, R. B; WOOD, D.GEC journal of research. 1984, Vol 2, Num 1, pp 52-55, issn 0264-9187Article

Optimised bit level systolic array for convolutionMCCANNY, J. V; MCWHIRTER, J. G; WOOD, K et al.IEE proceedings. Part F. Communications, radar and signal processing. 1984, Vol 131, Num 6, pp 632-637, issn 0143-7070Article

The application of a sequence notation to the design of systolic computationsRAMI MELHEM; GUERRA, C.BIT (Nordisk Tidskrift for Informationsbehandling). 1989, Vol 29, Num 3, pp 409-427, issn 0006-3835Article

Solution of dense linear systems on an optimal systolic architectureAHMED EL-AMAWY.Computers & electrical engineering. 1987, Vol 13, Num 3-4, pp 177-193, issn 0045-7906Article

Stability of recursive QRD-LS algorithms using finite-precision systolic array implementationLEUNG, H; HAYKIN, S.IEEE transactions on acoustics, speech, and signal processing. 1989, Vol 37, Num 5, pp 760-763, issn 0096-3518, 4 p.Article

Systolic array for all-nearest-neighbours problemPETKOV, N.Electronics Letters. 1987, Vol 23, Num 24, pp 1259-1260, issn 0013-5194Article

Smart quasiserial post processor for optical systolic systemsKARIM, M. A.Applied optics. 1991, Vol 30, Num 8, pp 910-912, issn 0003-6935Article

Block LU decomposition of a band matrix on a systolic array = Décomposition LU par blocs d'une matrice bande sur un réseau systoliqueROBERT, Yves.Rapport de recherche - IMAG. 1984, Num 452, issn 0750-7380, 1-[23] pReport

Systolic convolution arraySIMONS, J. A. E.Electronics Letters. 1983, Vol 19, Num 21, issn 0013-5194, 874Article

VLSI architectures for the computation of uniform B-spline curvesMEENAKSHI SUNDARAM GOPI; SWAMI MANOHAR.Microprocessing and microprogramming. 1994, Vol 40, Num 9, pp 617-626, issn 0165-6074Article

Simulation des algorithmes systoliques = Simulation of systolic algorithmsBENAINI, A.TSI. Technique et science informatiques. 1991, Vol 10, Num 1, pp 23-33, issn 0752-4072, 11 p.Article

Systolic arrays for recursive digital filteringLUK, W; JONES, G.Electronics Letters. 1987, Vol 23, Num 22, pp 1174-1175, issn 0013-5194Article

Numerical analysis for factorial data analysis. Part IICHATELIN, Françoise; PORTA, Tiba.1987, 17 p.Report

Asymptotical densities in generalized Pascal trianglesKOREC, I.Computers and artificial intelligence. 1986, Vol 5, Num 3, pp 187-198, issn 0232-0274Article

Systolic array evaluation of polynomials with application to nonlinear spectrum estimationREILLY, J. P.Electronics Letters. 1986, Vol 22, Num 24, pp 1300-1302, issn 0013-5194Article

Dual-state systolic architectures for up/downdating RLS adaptive filteringHSIEH, S. F; LIU, K. J. R; YAO, K et al.IEEE Transactions on circuits and systems. II : Analog and digital signal processing. 1992, Vol 39, Num 6, pp 382-385Article

The cut theorem: a tool for design of systolic algorithmsMCEVOY, K; DEW, P. M.International journal of computer mathematics. 1988, Vol 25, Num 3-4, pp 203-233, issn 0020-7160Article