Theoretical comparison between sequential redundancy addition and removal and retiming optimization techniquesSAN MILLAN, Enrique; ENTRENA, Luis; ESPEJO, José Alberto et al.Journal of systems architecture. 2003, Vol 49, Num 12-15, pp 529-541, issn 1383-7621, 13 p.Article

On removing redundancies from synchronous sequential circuits with synchronizing sequencesPOMERANZ, I; REDDY, S. M.IEEE transactions on computers. 1996, Vol 45, Num 1, pp 20-32, issn 0018-9340Article

Techniques for finding Xs in test sequences for sequential circuits and applications to test length/power reductionHIGAMI, Yoshinobu; KAJIHARA, Seiji; KOBAYASHI, Sin-Ya et al.Asian test symposium. 2004, pp 46-49, isbn 0-7695-2235-1, 1Vol, 4 p.Conference Paper

Walsh-function representation and noise analysis of linear sequential circuitsCHENG, D. K; SHANKAR, A. U.IEEE transactions on circuits and systems. 1985, Vol 32, Num 3, pp 274-278, issn 0098-4094Article

Comparison of the SPRT and the sequential linear detector in autoregressive noiseSAWASD TANTARATANA.IEEE transactions on information theory. 1985, Vol 31, Num 5, pp 693-697, issn 0018-9448Article

Base minimale de réalisation des circuits séquentielsTSIRLIN, B. S.Izvestiâ Akademii nauk SSSR. Tehničeskaâ kibernetika. 1985, Num 2, pp 91-97, issn 0002-3388Article

Universal tests for detection of input/output stuck-at and bridging faultsKARPOVSKY, M.IEEE transactions on computers. 1983, Vol 32, Num 12, pp 1194-1198, issn 0018-9340Article

SEQUENTIELLER DIGITALWERTKOMPARATOR = COMPARATEUR NUMERIQUE SEQUENTIELSTEINHAGEN H.1979; RADIO FERNSCHEN ELEKTRON.; DDR; DA. 1979; VOL. 28; NO 5; PP. 299-300; BIBL. 9 REF.Article

DOUBLE-EDGE-TRIGGERED FLIP-FLOPSUNGER SH.1981; IEEE TRANS. COMPUT.; ISSN 0018-9340; USA; DA. 1981; VOL. 30; NO 6; PP. 447-452; BIBL. 6 REF.Article

NEGATIVE FAILSAFE SEQUENTIAL CIRCUITSGAITANIS N; HALATSIS C.1980; ELECTRON. LETTERS; GBR; DA. 1980; VOL. 16; NO 16; PP. 615-617; BIBL. 8 REF.Article

COMPTEURS AVEC FACTEUR DE DEMULTIPLICATION CONTROLABLESHNYREV EF; MAMIS AF.1982; PRIB. TEH. EKSP.; ISSN 0032-8162; SUN; DA. 1982; NO 3; PP. 81-83; BIBL. 3 REF.Article

A tool for hierarchical test generationKRÜGER, G.IEEE transactions on computer-aided design of integrated circuits and systems. 1991, Vol 10, Num 4, pp 519-524, issn 0278-0070Article

A graph theoretic approach for state assignment of asynchronous sequential machinesDATTA, P. K; BANDYOPADHYAY, S. K; CHOUDHURY, A. K et al.International journal of electronics. 1988, Vol 65, Num 6, pp 1067-1075, issn 0020-7217Article

Two new types of hazard in asynchronous circuitsANDREW, R.Electronics Letters. 1985, Vol 21, Num 21, pp 1001-1002, issn 0013-5194Article

A method for generating transition-tours using random inputTSUNOYAMA, M; NAITO, S.Systems, computers, controls. 1984, Vol 15, Num 2, pp 73-81, issn 0096-8765Article

A state assignment approach to asynchronous CMOS circuit designKANTABUTRA, V; ANDREOU, A. G.IEEE transactions on computers. 1994, Vol 43, Num 4, pp 460-469, issn 0018-9340Article

DIGITAL SEQUENCERS.YONG A.1977; DIGIT. DESIGN; U.S.A.; DA. 1977; VOL. 7; NO 5; PP. 74-78 (4P.); BIBL. 9 REF.Article

UNIVERSAL PRESET TESTS OF SEQUENTIAL CIRCUITS.PAYAN C; SIFAKIS J.1976; IN: F.T.C.S. 6. 1976 INT. SYMP. FAULT-TOLERANT COMPUT.; PITTSBURGH, PA.; 1976; LONG BEACH; INST. ELECTR. ELECTRON. ENG.; DA. 1976; PP. 75-79; BIBL. 14 REF.Conference Paper

AUTOMATISMES SEQUENTIELS: LA SYNTHESE PAR LE GRAFCETBROCHET P; LOPEZ P.1980; AUTOMAT. INFORMAT. INDUSTR.; FRA; DA. 1980; NO 83; PP. 19-27; BIBL. 14 REF.Article

EFFICIENCY OF COMPACT TESTING FOR SEQUENTIAL CIRCUITS.LOSQ J.1977; IN: FTCS-7. ANNU. INT. CONF. FAULT-TOLERANT COMPUT. 7; LOS ANGELES; 1977; NEW YORK; INST. ELECTR. ELECTRON. ENG.; DA. 1977; PP. 168-174; BIBL. 23 REF.Conference Paper

STATE ASSIGNMENT OPTIMIZATION FOR SYNCHRONOUS SEQUENTIAL CIRCUITS USING MULTIPLEXER MODULESACHA JI; MICHELL JA.1980; INTERNATION. J. ELECTRON.; GBR; DA. 1980; VOL. 49; NO 4; PP. 265-277; BIBL. 11 REF.Article

HOW TO DESIGN DIGITAL CIRCUITS. II: SEQUENTIAL CIRCUITS AND MULTIPLE OUTPUT FUNCTIONSWOOLSEY J.1979; RADIO ELECTRON.; USA; DA. 1979; VOL. 50; NO 1; PP. 47-50Article

ZUM NACHWEIS UND ZUR LOKALISIERUNG VON FEHLERN IN LOGISCHEN SCHALTUNGEN. II = LA DETECTION ET LA LOCALISATION DES DEFAUTS DANS LES CIRCUITS LOGIQUES. IIDIMITROV M.1978; NACHR.-TECH., ELEKTRON.; DDR; DA. 1978; VOL. 28; NO 5; PP. 207-210; BIBL. 78 REF.Article

A MASKED-FAULT-FREE REALIZATION OF FAIL-SAFE ASYNCHRONOUS SEQUENTIAL CIRCUITS.MUKAI Y; TOHMA Y.1976; IN: F.T.C.S. 6. 1976 INT. SYMP. FAULT-TOLERANT COMPUT.; PITTSBURGH, PA.; 1976; LONG BEACH; INST. ELECTR. ELECTRON. ENG.; DA. 1976; PP. 69-74; BIBL. 16 REF.Conference Paper

STATE ASSIGNMENT AND ENTROPY.EDWARDS CR; ERIS E.1978; ELECTRON. LETTERS; GBR; DA. 1978; VOL. 14; NO 13; PP. 390-391; BIBL. 7 REF.Article