HARDWARE IMPLEMENTATION OF A SMALL SYSTEM IN PROGRAMMABLE LOGIC ARRAYS.LOGUE JC; BRICKMAN NF; HOWLEY F et al.1975; I.B.M. J. RES. DEVELOP.; U.S.A.; DA. 1975; VOL. 19; NO 2; PP. 110-119; BIBL. 6 REF.Article

TECHNIQUES FOR IMPROVING ENGINEERING PRODUCTIVITY OF VLSI DESIGNSLOGUE JC; KLEINFELDER WJ; LOWY P et al.1981; IBM J. RES. DEVELOP.; ISSN 0018-8646; USA; DA. 1981; VOL. 25; NO 2-3; PP. 107-115; BIBL. 15 REF.Article

THE DESIGN OF TOTALLY SELF CHECKING CIRCUITS USING PROGRAMMABLE LOGIC ARRAYSSHEAN LIN WANG; AVIZIENIS A.1979; FTCS-9. ANNUAL INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING. 9/1979/MADISON WI; USA; NEW YORK: IEEE; DA. 1979; PP. 173-180; BIBL. 22 REF.Conference Paper

ASSOZIATIVSPEICHER, INHALTSADRESSIERTE SPEICHER PROGRAMMIERBARE LOGIKMATRIZEN-VERSUCH EINER BEGRIFFLICHEN PRAEZISIERUNG. = MEMOIRES ASSOCIATIVES, MEMOIRES ADRESSABLES PAR CONTENU, TABLEAUX LOGIQUES PROGRAMMABLES. UN ESSAI DE DE DEFINITION DE CES NOTIONSMOTSCH W.1977; ELEKTRON. RECHENAULAGEN; DTSCH.; DA. 1977; VOL. 19; NO 6; PP. 274-283; ABS. ANGL.; BIBL. 9 REF.Article

HARDWARE MICROCONTROL SCHEMES USING PLASPAPACHRISTOV CA.1981; MICRO 14. ANNUAL MICROPROGRAMMING WORKSHOP. 14/1981-10-12/CHATHAM MA; USA; NEW YORK: IEEE; DA. 1981; PP. 3-16; BIBL. 49 REF.Conference Paper

FAULT ANALYSIS AND TEST GENERATION FOR PROGRAMMABLE LOGIC ARRAYS (PLA'S)OSTAPKO DL; SE JUNE HONG.1979; I.E.E.E. TRANS. COMPUTERS; USA; DA. 1979; VOL. 28; NO 9; PP. 617-627; BIBL. 10 REF.Article

A SCHEME FOR IMPLEMENTING MICROPROGRAM ADDRESSING WITH PROGRAMMABLE LOGIC ARRAYSPAPACHRISTOU CA.1979; DIGIT. PROCESS.; CHE; DA. 1979; VOL. 5; NO 3-4; PP. 235-256; ABS. FRE/GER; BIBL. 15 REF.Article

THE PROGRAMMABLE ARRAY PROCESSOR.ROBINSON J; WELCH J; TEACHER C et al.1976; IN: INT. CONF. ACOUST. SPEECH SIGNAL PROCESS. CONF. REC.; PHILADELPHIA, PA.; 1976; NEW YORK; INST. ELECTR. ELECTRON. ENG.; DA. 1976; PP. 640-643; BIBL. 4 REF.Conference Paper

TOTALLY SELF-CHECKING CHECKER FOR 1-OUT-OF-N CODE USING TWO RAIL CODESKHAKBAZ J.1982; IEEE TRANS. COMPUT.; ISSN 0018-9340; USA; DA. 1982; VOL. 31; NO 7; PP. 677-681; BIBL. 12 REF.Article

METHODE DE CONCEPTION DES SYSTEMES LOGIQUES: UTILISATION DES FPLA1982; MINIS ET MICROS; ISSN 0336-4585; FRA; DA. 1982; VOL. 7; NO 160; PP. 89-94Article

A HARD PROGRAMMABLE CONTROL UNIT DESIGN USING VLSI TECHNOLOGYDERVISOGLU BI; CRISCIONE DJ.1981; IEEE TRANS. COMPUT.; ISSN 0018-9340; USA; DA. 1981; VOL. 30; NO 10; PP. 800-810; BIBL. 14 REF.Article

MULTIPLE FAULT DETECTION IN PROGRAMMABLE LOGIC ARRAYSAGARWAL VK.1979; FTCS-9. ANNUAL INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING. 9/1979/MADISON WI; USA; NEW YORK: IEEE; DA. 1979; PP. 227-234; BIBL. 14 REF.Conference Paper

A HIGH DENSITY PROGRAMMABLE LOGIC ARRAY CHIPWOOD RA.1979; I.E.E.E. TRANS. COMPUTERS; USA; DA. 1979; VOL. 28; NO 9; PP. 602-608; BIBL. 14 REF.Article

FOR SEQUENTIAL CONTROL, FPLAS.MILES G; NICHOL J.1976; ELECTRON. DESIGN; U.S.A.; DA. 1976; VOL. 24; NO 22; PP. 164-169; BIBL. 2 REF.Article

THE APPLICATION OF PROGRAMMABLE LOGIC ARRAYS (PLA) IN DIGITAL SIGNAL PROCESSING.GAULT JW.1976; IN: MODELING AND SIMULATION. ANNU. PITTSBURGH CONF. 7. PROC.; PITTSBURGH; 1976; PITTSBURGH, PA.; INSTRUMENT SOC. OF AMERICA; DA. 1976; VOL. 1; PP. 80-84Conference Paper

DESIGNING WITH PLA'SMCCLUSKEY EJ.1980; ASILOMAR CONFERENCE ON CIRCUITS, SYSTEMS & COMPUTERS. 13/1979/PACIFIC GROVE CA; USA; NEW YORK: IEEE; DA. 1980; PP. 442-445; BIBL. 25 REF.Conference Paper

FIELD PROGRAMMABLE LOGIC REPLACES HARDWIRED CIRCUITS WITH MICROCODEDURHAM SJ.1980; COMPUTER DESIGN; USA; DA. 1980; VOL. 19; NO 4; PP. 141-147Article

DECOUPAGE DE L'ESPACE MEMOIRE AU MOYEN D'UN FPGAGUEDAN P.1981; MINIS ET MICROS; ISSN 0336-4585; FRA; DA. 1981; NO 149; PP. 43-45Article

THRESHOLD LOGIC FUNCTIONS IN PROGRAMMABLE LOGIC ARRAYS.BENNETT LAM.1976; ELECTRON. LETTERS; G.B.; DA. 1976; VOL. 12; NO 11; PP. 279-280; BIBL. 5 REF.Article

QU'EST-CE QU'UN RESEAU LOGIQUE PROGRAMMABLE (PLA).LILEN H.1976; ELECTRON. MICROELECTRON. INDUSTR.; FR.; DA. 1976; NO 215; PP. 19-24Article

A simplification algorithm for logical expressions A5ISHIKAWA, K; TERADA, H; SASAO, T et al.Systems, computers, controls. 1983, Vol 14, Num 1, pp 9-18, issn 0096-8765Article

An easily testable design of programmable logic arrays for multiple faultsSALUJA, K. K; KINOSHITA, K; FUJIWARA, H et al.IEEE transactions on computers. 1983, Vol 32, Num 11, pp 1038-1046, issn 0018-9340Article

PLEASURE: a computer program for simple/multiple constrained/unconstrained folding of programmable logic arraysDE MICHELI, G; SANGIOVANNI-VINCENTELLI, A.Computer-aided design. 1984, Vol 16, Num 1, pp 2-12, issn 0010-4485Article

Génération automatique de partie(s) contrôle(s) de microprocesseurs sous forme de PLA spécialisés = Automatic generation of microcomputer control part(s) in the specialized PLA formDERANTONIAN, Henry.1984, [353] pThesis

MULTIPLE-VALUED DECOMPOSITION OF GENERALIZED BOOLEAN FUNCTIONS AND THE COMPLEXITY OF PROGRAMMABLE LOGIC ARRAYSSASAO T.1981; IEEE TRANS. COMPUT.; ISSN 0018-9340; USA; DA. 1981; VOL. 30; NO 9; PP. 635-643; BIBL. 5 REF.Article