REVERSE CMOS PROCESSINGMADDOX RL.1981; SOLID STATE TECHNOL.; ISSN 0038-111X; USA; DA. 1981; VOL. 24; NO 2; PP. 128-140; 5 P.; BIBL. 15 REF.Article

A dual-band 802.11a/b/g radio in 0.18μm CMOSPERRAUD, L; PINATEL, C; RECOULY, M et al.IEEE International Solid-State Circuits Conference. 2004, pp 94-95, isbn 0-7803-8267-6, 2Vol, 2 p.Conference Paper

Characterization of poly-buffered LOCOS in manufacturing environmentGULDI, R. L; MCKEE, B; DAMMINGA, G. M et al.Journal of the Electrochemical Society. 1989, Vol 136, Num 12, pp 3815-3820, issn 0013-4651, 6 p.Article

A triple-level wired 24K-gate CMOS gate arraySAIGO, T; NIWA, K; OHTO, T et al.IEEE journal of solid-state circuits. 1985, Vol 20, Num 5, pp 1005-1011, issn 0018-9200Article

A simple high-gain CMOS voltage comparator circuitFREITAS, D. A; CURRENT, K. W.International journal of electronics. 1984, Vol 57, Num 2, pp 195-198, issn 0020-7217Article

2-to-1 selector IC in 90-nm CMOS technology operating up to 50 Gb/sYAMAMOTO, Takuji; YAMAZAKI, Daisuke; HORINAKA, Minoru et al.IEEE Compound Semiconductor Integrated Circuit Symposium. 2004, pp 243-246, isbn 0-7803-8616-7, 1Vol, 4 p.Conference Paper

Dynamics of heavy-ion-induced latchup in CMOS structuresAOKI, T.I.E.E.E. transactions on electron devices. 1988, Vol 35, Num 11, pp 1885-1891, issn 0018-9383, 1Article

Architecture of a CMOS correlatorCORRY, A; PATEL, K.GEC journal of research. 1983, Vol 1, Num 1, pp 35-38, issn 0264-9187Article

CMOS scaling theory : Why our theory of everything still works, and what that means for the futureFOTY, Daniel; GILDENBLAT, Gennady.IEEE international symposium on electron devices for microwave and optoelectronic applications. 2004, pp 27-38, isbn 0-7803-8574-8, 1Vol, 12 p.Conference Paper

A four-channel ADSL2+ analog front end for CO applications with 75mW per channel built in 0.13μm cmosPESSL, Peter; HOHL, Johannes; GAGGL, Richard et al.IEEE International Solid-State Circuits Conference. 2004, pp 402-403, isbn 0-7803-8267-6, 2Vol, 2 p.Conference Paper

Analog CMOS synaptic learning circuits adapted from invertebrate biologySCHNEIDER, C; CARD, H.IEEE transactions on circuits and systems. 1991, Vol 38, Num 12, pp 1430-1438, issn 0098-4094Article

Variability reduction in CMOS operational amplifiers through layout modificationBHATTACHARYYA, A. B; AGGARWAL, S.IEE proceedings. Part G. Electronic circuits and systems. 1989, Vol 136, Num 2, pp 79-83, issn 0143-7089, 5 p.Article

A high-performance bipolar/CMOS process―CIT2VOLZ, C; BLOSSFELD, L.I.E.E.E. transactions on electron devices. 1988, Vol 35, Num 11, pp 1861-1865, issn 0018-9383, 1Article

Analysis of a source-coupled CMOS multivibratorFINVERS, I. G; FILANOVSKY, I. M.IEEE transactions on circuits and systems. 1988, Vol 35, Num 9, pp 1182-1185, issn 0098-4094Article

Latched domino CMOS logicPRETORIUS, J. A; SHUBAT, A. S; SALAMA, C. A. T et al.IEEE journal of solid-state circuits. 1986, Vol 21, Num 4, pp 514-522, issn 0018-9200Article

A 20-V four-quadrant CMOS analog multiplierBABANEZHAD, J. N; TEMES, G. C.IEEE journal of solid-state circuits. 1985, Vol 20, Num 6, pp 1158-1168, issn 0018-9200Article

An 8-MHz CMOS subranging 8-bit A/D converterDINGWALL, A. G. F; ZAZZU, V.IEEE journal of solid-state circuits. 1985, Vol 20, Num 6, pp 1138-1143, issn 0018-9200Article

On-chip timing measurement architecture with femtosecond resolutionCOLLINS, M; AL-HASHIMI, B. M; WILSON, P. R et al.Electronics Letters. 2006, Vol 42, Num 9, pp 528-530, issn 0013-5194, 3 p.Article

New materials, processes and device structures for 65nm cmos technology node and beyondNGUYEN, B.-Y; THEAN, A; VARTANIAN, V et al.Proceedings - Electrochemical Society. 2005, pp 259-273, issn 0161-6374, isbn 1-56677-463-2, 15 p.Conference Paper

A fully integrated 0.13μm CMOS 10Gb ethernet transceiver with XAUI interfaceLEE, Hyung-Rok; HWANG, Moon-Sang; LEE, Bong-Joon et al.IEEE International Solid-State Circuits Conference. 2004, pp 170-171, isbn 0-7803-8267-6, 2Vol, 2 p.Conference Paper

A 1.5V 28mA fully-integrated fast-locking quad-band GSM-GPRS transmitter with digital auto-calibration in 130nm CMOSLEE, S. T; FANG, S. J; ALLSTOT, D. J et al.IEEE International Solid-State Circuits Conference. 2004, pp 188-189, isbn 0-7803-8267-6, 2Vol, 2 p.Conference Paper

A 25GHz clock buffer and a 50Gb/s 2:1 selector in 90nm CMOSYAMAZAKI, Daisuke; YAMAMOTO, Takuji; HORINAKA, Minoru et al.IEEE International Solid-State Circuits Conference. 2004, pp 240-241, isbn 0-7803-8267-6, 2Vol, 2 p.Conference Paper

Propriétés statiques et dynamiques d'un transistor bipolaire à collecteur réalisé par implantation haute énergie développé en technologie VLSI CMOS = Static and dynamic properties of a bipolar transistor with high energy ion implanted collector developed in VLSI CMOS technologyMarty, Arlette; Nouailhat.1992, 176 p.Thesis

High-speed CMOS circuit techniqueYUAN, J; SVENSSON, C.IEEE journal of solid-state circuits. 1989, Vol 24, Num 1, pp 62-70, issn 0018-9200, 9 p.Article

Reverse-voltage protection methods for CMOS circuitsBRUUN, E.IEEE journal of solid-state circuits. 1989, Vol 24, Num 1, pp 100-103, issn 0018-9200, 4 p.Article