Comprehensive analysis of InGaP/GaAs heterojunction bipolar transistors (HBTs) with different thickness of setback layersCHENG, Shiou-Ying; CHEN, Chun-Yuan; CHEN, Jing-Yuh et al.SPIE proceedings series. 2004, pp 384-391, isbn 0-8194-5169-X, 8 p.Conference Paper

New metal gate architecture achieved by chemical vapor deposition for a complete tunnel fillREGNIER, C; WACQUANT, F; LEVERD, F et al.Proceedings - Electrochemical Society. 2003, pp 391-396, issn 0161-6374, isbn 1-56677-396-2, 6 p.Conference Paper

Minimizing variation in the electrical characteristics of gate-all-around thin film transistors through the use of multiple-channel nanowire and NH₃ plasma treatmentHUANG, Po-Chun; CHEN, Lu-An; CHEN, Chen-Chia et al.Microelectronic engineering. 2012, Vol 91, pp 54-58, issn 0167-9317, 5 p.Article

Extracting Mobility Degradation and Total Series Resistance of Cylindrical Gate-All-Around Silicon Nanowire Field-Effect TransistorsCHOI, Luryi; BYOUNG HAK HONG; LEE, Won-Seong et al.IEEE electron device letters. 2009, Vol 30, Num 6, pp 665-667, issn 0741-3106, 3 p.Article

High-Performance Twin Silicon Nanowire MOSFET (TSNWFET) on Bulk Si Wafer : Nanotechnology materials and devicesSUNG DAE SUK; KYOUNG HWAN YEO; SUNG HWAN KIM et al.IEEE transactions on nanotechnology. 2008, Vol 7, Num 2, pp 181-184, issn 1536-125X, 4 p.Article

Device design guidelines for nano-scale MuGFETsLEE, Chi-Woo; YUN, Se-Re-Na; YU, Chong-Gun et al.Solid-state electronics. 2007, Vol 51, Num 3, pp 505-510, issn 0038-1101, 6 p.Article

Observation of metal-layer stress on Si nanowires in gate-all-around high-κ/metal-gate device structuresSINGH, N; FANG, W. W; RUSTAGI, S. C et al.IEEE electron device letters. 2007, Vol 28, Num 7, pp 558-561, issn 0741-3106, 4 p.Article

Impact of compositionally graded base regions on the DC and RF properties of reduced turn-on voltage InGaP-GaInAsN DHBTsSTEVENS, Kevin S; WELTY, Rebecca J; WELSER, Roger E et al.I.E.E.E. transactions on electron devices. 2004, Vol 51, Num 10, pp 1545-1553, issn 0018-9383, 9 p.Article

Corner Effect and Local Volume Inversion in SiNW FETsDE MICHIELIS, Luca; EMILIE MOSELUND, Kirsten; SELMI, Luca et al.IEEE transactions on nanotechnology. 2011, Vol 10, Num 4, pp 810-816, issn 1536-125X, 7 p.Article

Hole Mobility Characteristics in Si Nanowire pMOSFETs on (110) Silicon-on-InsulatorJIEZHI CHEN; SARAYA, Takuya; HIRAMOTO, Toshiro et al.IEEE electron device letters. 2010, Vol 31, Num 11, pp 1181-1183, issn 0741-3106, 3 p.Article

Numerical analysis of Double Gate and Gate All Around MOSFETs with bulk trap statesABDI, M. A; DJEFFAL, F; ARAR, D et al.Journal of materials science. Materials in electronics. 2008, Vol 19, issn 0957-4522, S248-S253, SUP1Conference Paper

High threshold voltage matching performance on gate-all-around MOSFETCATHIGNOL, Augustin; CROS, Antoine; HARRISON, Samuel et al.Solid-state electronics. 2007, Vol 51, Num 11-12, pp 1450-1457, issn 0038-1101, 8 p.Conference Paper

Multiple gate devices : advantages and challengesPOIROUX, T; VINET, M; FAYNOT, O et al.Microelectronic engineering. 2005, Vol 80, pp 378-385, issn 0167-9317, 8 p.Conference Paper

Junctionless Vertical-Si-Nanowire-Channel-Based SONOS Memory With 2-Bit Storage per CellSUN, Y; YU, H. Y; SINGH, N et al.IEEE electron device letters. 2011, Vol 32, Num 6, pp 725-727, issn 0741-3106, 3 p.Article

Modeling Short-Channel Effect of Elliptical Gate-All-Around MOSFET bv Effective RadiusLINING ZHANG; LIN LI; JIN HE et al.IEEE electron device letters. 2011, Vol 32, Num 9, pp 1188-1190, issn 0741-3106, 3 p.Article

Uniaxial Strain Effects on Electron Ballistic Transport in Gate-All-Around Silicon Nanowire MOSFETsLINING ZHANG; HAIJUN LOU; JIN HE et al.I.E.E.E. transactions on electron devices. 2011, Vol 58, Num 11, pp 3829-3836, issn 0018-9383, 8 p.Article

Impact of Gate Electrodes on 1/f Noise of Gate-All-Around Silicon Nanowire TransistorsCHENGQING WEI; YU JIANG; XIONG, Yong-Zhong et al.IEEE electron device letters. 2009, Vol 30, Num 10, pp 1081-1083, issn 0741-3106, 3 p.Article

Design optimization of gate-all-around (GAA) MOSFETsJAE YOUNG SONG; WOO YOUNG CHOI; JU HEE PARK et al.IEEE transactions on nanotechnology. 2006, Vol 5, Num 3, pp 186-191, issn 1536-125X, 6 p.Conference Paper

Universality of Short-Channel Effects in Undoped-Body Silicon Nanowire MOSFETsBANGSARUNTIP, Sarunya; COHEN, Guy M; MAJUMDAR, Amlan et al.IEEE electron device letters. 2010, Vol 31, Num 9, pp 903-905, issn 0741-3106, 3 p.Article

Behavior of graded channel SOI gate-all-around nMOSFET devices at high temperaturesGOMES DOS SANTOS, Carolina Davanzzo; PAVANELLO, Marcelo Antonio; MARTINO, Joao Antonio et al.Proceedings - Electrochemical Society. 2004, pp 9-14, issn 0161-6374, isbn 1-56677-416-0, 6 p.Conference Paper

Impacts of Nanocrystal Location on the Operation of Trap-Layer-Engineered Poly-Si Nanowired Gate-All-Around SONOS Memory DevicesLUO, Cheng-Wei; LIN, Horng-Chih; LEE, Ko-Hui et al.I.E.E.E. transactions on electron devices. 2011, Vol 58, Num 7, pp 1879-1885, issn 0018-9383, 7 p.Article

Size-Dependent-Transport Study of In_0.53Ga_0.47As Gate-All-Around Nanowire MOSFETs: Impact of Quantum Confinement and Volume InversionGU, Jiangjiang J; HENG WU; YIQUN LIU et al.IEEE electron device letters. 2012, Vol 33, Num 7, pp 967-969, issn 0741-3106, 3 p.Article

An Inversion-Charge Analytical Model for Square Gate-All-Around MOSFETsPEREZ, Enrique Moreno; ROLDAN ARANDA, Juan Bautista; GARCIA RUIZ, Francisco J et al.I.E.E.E. transactions on electron devices. 2011, Vol 58, Num 9, pp 2854-2861, issn 0018-9383, 8 p.Article

An analytical model for square GAA MOSFETs including quantum effectsMORENO, E; ROLDAN, J. B; RUIZ, F. G et al.Solid-state electronics. 2010, Vol 54, Num 11, pp 1463-1469, issn 0038-1101, 7 p.Article

Investigation of Nanowire Line-Edge Roughness in Gate-All-Around Silicon Nanowire MOSFETsTAO YU; RUNSHENG WANG; RU HUANG et al.I.E.E.E. transactions on electron devices. 2010, Vol 57, Num 11, pp 2864-2871, issn 0018-9383, 8 p.Article