Pascal and Francis Bibliographic Databases

Help

Search results

Your search

kw.\*:("performance tradeoffs")

Publication Year[py]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Discipline (document) [di]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Author Country

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Results 1 to 12 of 12

  • Page / 1
Export

Selection :

  • and

Effects of speculation on performance and issue queue designMORESHET, Tali; BAHAR, R. Iris.IEEE transactions on very large scale integration (VLSI) systems. 2004, Vol 12, Num 10, pp 1123-1126, issn 1063-8210, 4 p.Article

Relative timingSTEVENS, Kenneth S; GINOSAR, Ran; ROTEM, Shai et al.IEEE transactions on very large scale integration (VLSI) systems. 2003, Vol 11, Num 1, pp 129-140, issn 1063-8210, 12 p.Article

Distributed sleep transistor network for power reductionLONG, Changbo; LEI HE.IEEE transactions on very large scale integration (VLSI) systems. 2004, Vol 12, Num 9, pp 937-946, issn 1063-8210, 10 p.Article

CMOS Driver-Receiver Pair for Low-Swing Signaling for Low Energy On-Chip InterconnectsGARCIA MONTESDEOCA, José C; MONTIEL-NELSON, Juan A; NOOSHABADI, Saeid et al.IEEE transactions on very large scale integration (VLSI) systems. 2009, Vol 17, Num 2, pp 311-316, issn 1063-8210, 6 p.Article

Power-efficient flexible processor architecture for embedded applicationsVERMEULEN, Frederik; CATTHOOR, Francky; NACHTERGAELE, Lode et al.IEEE transactions on very large scale integration (VLSI) systems. 2003, Vol 11, Num 3, pp 376-385, issn 1063-8210, 10 p.Article

System-level power-performance tradeoffs for reconfigurable computingNOGUERA, Juanjo; BADIA, Rosa M.IEEE transactions on very large scale integration (VLSI) systems. 2006, Vol 14, Num 7, pp 730-739, issn 1063-8210, 10 p.Conference Paper

A GA-based design space exploration framework for parameterized system-on-a-chip platformsASCIA, Giuseppe; CATANIA, Vincenzo; PALESI, Maurizio et al.IEEE transactions on evolutionary computation. 2004, Vol 8, Num 4, pp 329-346, issn 1089-778X, 18 p.Article

Strategic Adaptation to Performance Objectives in a Dual-Task SettingJANSSEN, Christian P; BRUMBY, Duncan P.Cognitive science. 2010, Vol 34, Num 8, pp 1548-1560, issn 0364-0213, 13 p.Article

Wave steering to integrate logic and physical synthesesMUKHERJEE, Arindam; MAREK-SADOWSKA, Malgorzata.IEEE transactions on very large scale integration (VLSI) systems. 2003, Vol 11, Num 1, pp 105-120, issn 1063-8210, 16 p.Article

Limits on Support Recovery of Sparse Signals via Multiple-Access Communication TechniquesYUZHE JIN; KIM, Young-Han; RAO, Bhaskar D et al.IEEE transactions on information theory. 2011, Vol 57, Num 12, pp 7877-7892, issn 0018-9448, 16 p.Article

Iterative Computation of FIR MIMO MMSE-DFE With Flexible Complexity-Performance TradeoffJING WANG; YI JIANG; SOBELMAN, Gerald E et al.IEEE transactions on signal processing. 2013, Vol 61, Num 9-12, pp 2394-2404, issn 1053-587X, 11 p.Article

Avalanche: An environment for design space exploration and optimization of low-power embedded systemsHENKEL, Jörg SR; YANBING LI.IEEE transactions on very large scale integration (VLSI) systems. 2002, Vol 10, Num 4, pp 454-468, issn 1063-8210, 15 p.Article

  • Page / 1