Pascal and Francis Bibliographic Databases

Help

Search results

Your search

kw.\*:("time-to-digital converter")

Document Type [dt]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Publication Year[py]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Discipline (document) [di]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Author Country

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Results 1 to 25 of 42

  • Page / 2
Export

Selection :

  • and

Etude et réalisation d'un TDC numérique dans le cadre du trigger du GANIL = Study and realization of a digital TDC as part of the GANIL triggerBoujrad, Abderrahman; Bloyet, Daniel.2001, 143 p.Thesis

A 300-MS/s, 1.76-ps-Resolution, 10-b Asynchronous Pipelined Time-to-Digital Converter With on-Chip Digital Background Calibration in 0.13-μm CMOSKIM, Jun-Seok; SEO, Young-Hun; SUH, Yunjae et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 2, pp 516-526, issn 0018-9200, 11 p.Article

A 2 GHz Fractional-N Digital PLL with 1b Noise Shaping ΔΣ TDCJEE, Dong-Woo; SEO, Young-Hun; PARK, Hong-June et al.IEEE journal of solid-state circuits. 2012, Vol 47, Num 4, pp 875-883, issn 0018-9200, 9 p.Conference Paper

A 1.5 GHz All-Digital Spread-Spectrum Clock GeneratorLIN, Sheng-You; LIU, Shen-Iuan.IEEE journal of solid-state circuits. 2009, Vol 44, Num 11, pp 3111-3119, issn 0018-9200, 9 p.Article

A 580 fs-Resolution Time-to-Digital Converter Utilizing Differential Pulse-Shrinking Buffer Ring in 0.18 μm CMOS Technology : Solid-State Circuit Design -Architecture, Circuit, Device and Design MethodologyIIZUKA, Tetsuya; MIURA, Satoshi; YAMAMOTO, Ryota et al.IEICE transactions on electronics. 2012, Vol 95, Num 4, pp 661-667, issn 0916-8524, 7 p.Article

Proposal of a Compact Neutron Diffraction System with a Single-Flux-Quantum Signal Processor : Superconducting signal processing technologiesFUJIMAKI, Akira; NAKANISHI, Isao; MIYAJIMA, Shigeyuki et al.IEICE transactions on electronics. 2011, Vol 94, Num 3, pp 254-259, issn 0916-8524, 6 p.Article

A Fast-Locking All-Digital Deskew Buffer With Duty-Cycle CorrectionCHEN, You-Gang; TSAO, Hen-Wai; HWANG, Chorng-Sii et al.IEEE transactions on very large scale integration (VLSI) systems. 2013, Vol 21, Num 2, pp 270-280, issn 1063-8210, 11 p.Article

A Multi-Path Gated Ring Oscillator TDC With First-Order Noise ShapingSTRAAYER, Matthew Z; PERROTT, Michael H.IEEE journal of solid-state circuits. 2009, Vol 44, Num 4, pp 1089-1098, issn 0018-9200, 10 p.Conference Paper

A superconductive multi-hit time digitizerMUKHANOV, O. A; KIRICHENKO, A. F; VOGT, J. M et al.IEEE transactions on applied superconductivity. 1999, Vol 9, Num 2, pp 3619-3622, issn 1051-8223, 3Conference Paper

Multi-anode detection in electrospray ionization time-of-flight mass spectrometryBARBACCI, D. C; RUSSELL, D. H; SCHULTZ, J. A et al.Journal of the American Society for Mass Spectrometry. 1998, Vol 9, Num 12, pp 1328-1333, issn 1044-0305Article

A Continuous Time Multi-Bit ΔΣ ADC Using Time Domain Quantizer and Feedback ElementDHANASEKARAN, Vijay; GAMBHIR, Manisha; ELSAYED, Mohamed M et al.IEEE journal of solid-state circuits. 2011, Vol 46, Num 3, pp 639-650, issn 0018-9200, 12 p.Article

A Distributed Oscillator Based All-Digital PLL With a 32-Phase Embedded Phase-to-Digital ConverterTAKINAMI, Koji; STRANDBERG, Richard; LIANG, Paul C. P et al.IEEE journal of solid-state circuits. 2011, Vol 46, Num 11, pp 2650-2660, issn 0018-9200, 11 p.Article

Timing jitter measurement in single-flux-quantum circuits based on time-to-digital converters with high time-resolutionTERABE, Masayoshi; SEKIYA, Akito; YAMADA, Takahiro et al.IEEE transactions on applied superconductivity. 2007, Vol 17, Num 2, pp 552-555, issn 1051-8223, 4 p., 1Conference Paper

10―315-MHz Cascaded Hybrid Phase-Locked Loop for Pixel Clock GenerationMINYOUNG SONG; KWAK, Young-Ho; SUNGHOON AHN et al.IEEE transactions on very large scale integration (VLSI) systems. 2013, Vol 21, Num 11, pp 2080-2093, issn 1063-8210, 14 p.Article

1-1-1 MASH ΔΣ Time-to-Digital Converters With 6 ps Resolution and Third-Order Noise-ShapingYING CAO; DE COCK, Wouter; STEYAERT, Michiel et al.IEEE journal of solid-state circuits. 2012, Vol 47, Num 9, pp 2093-2106, issn 0018-9200, 14 p.Article

A 1.25 ps Resolution 8b Cyclic TDC in 0.13 μm CMOSSEO, Young-Hun; KIM, Jun-Seok; PARK, Hong-June et al.IEEE journal of solid-state circuits. 2012, Vol 47, Num 3, pp 736-743, issn 0018-9200, 8 p.Article

A Time-Domain SAR Smart Temperature Sensor With Curvature Compensation and a 3σ Inaccuracy of ―0.4°C ∼ +0.6°C Over a 0°C to 90°C RangePOKI CHEN; CHEN, Chun-Chi; PENG, Yu-Han et al.IEEE journal of solid-state circuits. 2010, Vol 45, Num 3, pp 600-609, issn 0018-9200, 10 p.Article

Prospects for a Statistical Theory of LC/TOFMS DataIPSEN, Andreas; EBBELS, Timothy M. D.Journal of the American Society for Mass Spectrometry. 2012, Vol 23, Num 5, pp 779-791, issn 1044-0305, 13 p.Article

A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse-Fine Time-to-Digital Converter With Subpicosecond ResolutionLEE, Minjae; HEIDARI, Mohammad E; ABIDI, Asad A et al.IEEE journal of solid-state circuits. 2009, Vol 44, Num 10, pp 2808-2816, issn 0018-9200, 9 p.Article

A study on fully digital clock data recovery utilizing time to digital converter : Analog circuits and related SoC integration technologiesPHILIPUS CHANDRA OH; MATSUZAWA, Akira; CHAIVIPAS, Win et al.IEICE transactions on electronics. 2007, Vol 90, Num 6, pp 1311-1314, issn 0916-8524, 4 p.Article

A 0.357 ps Resolution, 2.4 GHz Time-to-Digital Converter with Phase-Interpolator and Time AmplifierKIM, Younghwa; PARK, Ansoo; PARK, Joon-Sung et al.IEICE transactions on electronics. 2011, Vol 94, Num 12, pp 1896-1901, issn 0916-8524, 6 p.Article

A 7 ps Jitter 0.053 mm2 Fast Lock All-Digital DLL With a Wide Range and High Resolution DCCDONGSUK SHIN; JANGHOON SONG; HYUNSOO CHAE et al.IEEE journal of solid-state circuits. 2009, Vol 44, Num 9, pp 2437-2451, issn 0018-9200, 15 p.Article

A time-to-digital-converter-based CMOS smart temperature sensorCHEN, Poki; CHEN, Chun-Chi; TSAI, Chin-Chung et al.IEEE journal of solid-state circuits. 2005, Vol 40, Num 8, pp 1642-1648, issn 0018-9200, 7 p.Article

Two-Dimensions Vernier Time-to-Digital ConverterVERCESI, Luca; LISCIDINI, Antonio; CASTELLO, Rinaldo et al.IEEE journal of solid-state circuits. 2010, Vol 45, Num 8, pp 1504-1512, issn 0018-9200, 9 p.Conference Paper

A 9 b, 1.25 ps Resolution Coarse-Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time ResidueLEE, Minjae; ABIDI, Asad A.IEEE journal of solid-state circuits. 2008, Vol 43, Num 4, pp 769-777, issn 0018-9200, 9 p.Conference Paper

  • Page / 2