Pascal and Francis Bibliographic Databases

Help

Search results

Your search

jo.\*:(%22IEEE journal of solid-state circuits%22)

Filter

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Document Type [dt]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Publication Year[py]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Discipline (document) [di]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Language

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Author Country

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Origin

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Results 1 to 25 of 4867671

  • Page / 194707
Export

Selection :

  • and

1.2-V Supply, 100-nW, 1.09-V Bandgap and 0.7-V Supply, 52.5-nW, 0.55-V Subbandgap Reference Circuits for Nanowatt CMOS LSIsOSAKI, Yuji; HIROSE, Tetsuya; KUROKI, Nobutaka et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 6, pp 1530-1538, issn 0018-9200, 9 p.Article

A 0.13 μm 8 Mb Logic-Based CuxSiyO ReRAM With Self-Adaptive Operation for Yield Enhancement and Power ReductionXIAOYONG XUE; WENXIANG JIAN; JINGANG WU et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 5, pp 1315-1322, issn 0018-9200, 8 p.Article

A 10-Bit 300-MS/s Pipelined ADC With Digital Calibration and Digital Bias GenerationFANG, Bing-Nan; WU, Jieh-Tsorng.IEEE journal of solid-state circuits. 2013, Vol 48, Num 3, pp 670-683, issn 0018-9200, 14 p.Article

A 3 Megapixel 100 Fps 2.8 μm Pixel Pitch CMOS Image Sensor Layer With Built-in Self-Test for 3D Integrated ImagersYEH, Shang-Fu; HSIEH, Chih-Cheng; YEH, Ka-Yi et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 3, pp 839-849, issn 0018-9200, 11 p.Article

A 4.4-μW Wake-Up Receiver Using Ultrasound DataYADAV, Kshitij; KYMISSIS, Ioannis; KINGET, Peter R et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 3, pp 649-660, issn 0018-9200, 12 p.Article

A 5 Gb/s Single-Ended Parallel Receiver With Adaptive Crosstalk-Induced Jitter CancellationLEE, Seon-Kyoo; BYUNGSUB KIM; PARK, Hong-June et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 9, pp 2118-2127, issn 0018-9200, 10 p.Article

A 7.5-Gb/s One-Tap-FFE Transmitter With Adaptive Far-End Crosstalk Cancellation Using Duty Cycle DetectionKAO, Shih-Yuan; LIU, Shen-Iuan.IEEE journal of solid-state circuits. 2013, Vol 48, Num 2, pp 391-404, issn 0018-9200, 14 p.Article

A Logic-Compatible Embedded Flash Memory for Zero-Standby Power System-on-Chips Featuring a Multi-Story High Voltage Switch and a Selective Refresh SchemeSONG, Seung-Hwan; CHUN, Ki Chul; KIM, Chris H et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 5, pp 1302-1314, issn 0018-9200, 13 p.Article

A Wideband IM3 Cancellation Technique for CMOS Π- and T-AttenuatorsWEI CHENG; OUDE ALINK, Mark S; ANNEMA, Anne Johan et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 2, pp 358-368, issn 0018-9200, 11 p.Article

An Interface for Eddy-Current Displacement Sensors With 15-bit Resolution and 20 MHz ExcitationMOHAMMAD REZA NABAVI; PERTIJS, Michiel A. P; NIHTIANOV, Stoyan et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 11, pp 2868-2881, issn 0018-9200, 14 p.Article

An Ultra-Low Power Asynchronous-Logic In-Situ Self-Adaptive VDD System for Wireless Sensor NetworksTONG LIN; CHONG, Kwen-Siong; CHANG, Joseph S et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 2, pp 573-586, issn 0018-9200, 14 p.Article

Analysis and Design of a 2.9-mW 53.4―79.4-GHz Frequency-Tracking Injection-Locked Frequency Divider in 65-nm CMOSYUE CHAO; LUONG, Howard C.IEEE journal of solid-state circuits. 2013, Vol 48, Num 10, pp 2403-2418, issn 0018-9200, 16 p.Article

Design and Analysis of Harmonic Rejection Mixers With Programmable LO FrequencyFORBES, Travis; HO, Wei-Gi; GHARPUREY, Ranjit et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 10, pp 2363-2374, issn 0018-9200, 12 p.Article

Fully Integrated Frequency Reference With 1.7 ppm Temperature Accuracy Within 0―80°CATES, Erdogan Ozgur; ERGUL, Atilim; AKSIN, Devrim Yilmaz et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 11, pp 2850-2859, issn 0018-9200, 10 p.Article

High-Throughput Signal Component Separator for Asymmetric Multi-Level Outphasing Power AmplifiersYAN LI; ZHIPENG LI; UYAR, Oguzhan et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 2, pp 369-380, issn 0018-9200, 12 p.Article

Immediate Calibration of Operational Amplifier Gain Error in Pipelined ADCs Using Extended Correlated Double SamplingHAFIZ, Omar A; XIAOYUE WANG; HURST, Paul J et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 3, pp 749-759, issn 0018-9200, 11 p.Article

Suppression of Flicker Noise Up-Conversion in a 65-nm CMOS VCO in the 3.0-to-3.6 GHz BandPEPE, Federico; BONFANTI, Andrea; LEVANTINO, Salvatore et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 10, pp 2375-2389, issn 0018-9200, 15 p.Article

Special Issue on the 2012 IEE International Solid-State Circuits ConferenceORTMANNS, Maurits; FISCHER, Timothy; KO, Uming et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 1, issn 0018-9200, 338 p.Conference Proceedings

A 0.25 V 460 nW Asynchronous Neural Signal Processor With Inherent Leakage SuppressionLIU, Tsung-Te; RABAEY, Jan M.IEEE journal of solid-state circuits. 2013, Vol 48, Num 4, pp 897-906, issn 0018-9200, 10 p.Conference Paper

A 0.54 pJ/b 20 Gb/s Ground-Referenced Single-Ended Short-Reach Serial Link in 28 nm CMOS for Advanced Packaging ApplicationsPOULTON, John W; DALLY, William J; XI CHEN et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 12, pp 3206-3218, issn 0018-9200, 13 p.Conference Paper

A 1 mJ/Frame Unified Media Application Processor With Dynamic Analog-Digital Mode Reconfiguration for Embedded 3D-Media Contents ProcessingKIM, Hyo-Eun; PARK, Jun-Seok; YOON, Jae-Sung et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 8, pp 1970-1985, issn 0018-9200, 16 p.Conference Paper

A 10b/12b 40 kS/s SAR ADC With Data-Driven Noise Reduction Achieving up to 10.1b ENOB at 2.2 fJ/Conversion-StepHARPE, Pieter; CANTATORE, Eugenio; VAN ROERMUND, Arthur et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 12, pp 3011-3018, issn 0018-9200, 8 p.Conference Paper

A 2.5D Integrated Voltage Regulator Using Coupled-Magnetic-Core Inductors on Silicon InterposerSTURCKEN, Noah; O'SULLIVAN, Eugene J; JOHNKYMISSIS, Ioannis et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 1, pp 244-254, issn 0018-9200, 11 p.Conference Paper

A 288-GHz Lens-Integrated Balanced Triple-Push Source in a 65-nm CMOS TechnologyGRZYB, Janusz; YAN ZHAO; PFEIFFER, Ullrich R et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 7, pp 1751-1761, issn 0018-9200, 11 p.Conference Paper

A 320 mW 342 GOPS Real-Time Dynamic Object Recognition Processor for HD 720p Video StreamsOH, Jinwook; KIM, Gyeonghoon; PARK, Junyoung et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 1, pp 33-45, issn 0018-9200, 13 p.Conference Paper

  • Page / 194707