TECHNOLOGY OF A NEW N-CHANNEL ONE-TRANSISTOR EAROM CELL CALLED SIMOS.SCHEIBE A; SCHULTE H.1977; I.E.E.E. TRANS-ELECTRON DEVICES; U.S.A.; DA. 1977; VOL. 24; NO 5; PP. 600-606; BIBL. 7 REF.Article

A SIMPLIFIED SELF-ALIGNED AL-GATE MOS TECHNOLOGY FOR HIGH PERFORMANCE DEPLETION-LOGIC CIRCUITSPEREIRA DE SOUZA J; CHARRY E.1979; I.E.E.E. J. SOLID-STATE CIRCUITS; USA; DA. 1979; VOL. 14; NO 3; PP. 651-653; BIBL. 7 REF.Article

CARACTERISTIQUES ACTUELLES ET EVOLUTION DE LA TECHNOLOGIE SILICIUM SUR ISOLANT (SSI)BOREL J.1978; ONDE ELECTR.; FRA; DA. 1978; VOL. 58; NO 12; PP. 812-817; ABS. ENG; BIBL. 25 REF.Article

TECHNOLOGIE DE CIRCUITS LOGIQUES SUBNANOSECONDE.CATHELIN M.1978; DGRST-7670648; FR.; DA. 1978; PP. (20P.); H.T. 18; BIBL. 12 REF.; (RAPP. FINAL, ACTION CONCERTEE: COMPOSANTS CIRCUITS MINIATURISES)Report

HALBLEITERSPEICHER U215D UND U225D = LES MEMOIRES SEMICONDUCTRICES U215D ET U225DKOEHLER T; MUENZER BG.1983; RADIO FERNSEHEN ELEKTRONIK; ISSN 0033-7900; DDR; DA. 1983; VOL. 32; NO 1; PP. 18-20; BIBL. 2 REF.Article

EVALUATION DE LA DISPERSION DE CAPACITES INTEGREESKRUMMENACHER F.1980; COMMUNIC. GROUP. ET. TELECOMMUNIC. FOND. HASLER BERNE (A. G. E. N.); CHE; DA. 1980; NO 29; PP. 41-46; ABS. GER/ENGArticle

A UHF MOS TETRODE WITH POLYSILICON GATEKRAASSEN FM; WILTING HJ; DE GROOT WCJ et al.1980; SOLID-STATE ELECTRON.; GBR; DA. 1980; VOL. 23; NO 1; PP. 23-30; BIBL. 12 REF.Article

SILICON-GATE CMOS DEVICES WITH 300 A GATE OXIDESLINDENBERGER WS; TRETOLA AR; POWELL WD et al.1980; SOLID-STATE ELECTRON.; ISSN 0038-1101; GBR; DA. 1980; VOL. 23; NO 11; PP. 1179-1180; BIBL. 5 REF.Article

A 65 KBIT DYNAMIC RAM USING SHORT CHANNEL MOS FETSTAKADA M; TAKESHIMA T; SUZUKI S et al.1979; TRANS. INST. ELECTRON. COMMUN. ENG. JPN., E; JPN; DA. 1979; VOL. 62; NO 7; PP. 484-485; BIBL. 3 REF.Article

A NEW CIRCUIT CONFIGURATION FOR A SINGLE-TRANSISTOR CELL USING AL-GATE TECHNOLOGY WITH REDUCED DIMENSIONS.MEUSBURGER G.1977; I.E.E.E.J. SOLID-STATE CIRCUITS; U.S.A.; DA. 1977; VOL. 12; NO 3; PP. 253-257; BIBL. 9 REF.Article

DEVICE TECHNOLOGY. ADVANCED DEVICE AND PROCESSING CONCEPTS1979; IEDM 1979. INTERNATIONAL ELECTRON DEVICES MEETING/1979/WASHINGTON DC; USA; NEW YORK: IEEE; DA. 1979; PP. 575-604; BIBL. DISSEM.Conference Paper

MINIMUM SIZE ROM STRUCTURE COMPATIBLE WITH SILICON-GATE E/D MOS LSI.KAWAGOE H; TSUJI N.1976; I.E.E.E. J. SOLID-STATES CIRCUITS; U.S.A.; DA. 1976; VOL. 11; NO 3; PP. 360-364Article

THE 3T-CID CELL, A MEMORY CELL FOR HIGH-DENSITY DYNAMIC RAM'SGRASSL G; LEDUC Y; JESPERS PGA et al.1979; I.E.E.E. TRANS. ELECTRON DEVICES; USA; DA. 1979; VOL. 26; NO 6; PP. 865-870; BIBL. 10 REF.Article

ELECTRICAL MEASUREMENT OF FEATURE SIZES IN MOS SI²-GATE VLSI TECHNOLOGYTAKACS D; MUELLER W; SCHWABE V et al.1980; IEEE TRANS. ELECTRON. DEVICES; ISSN 0018-9383; USA; DA. 1980; VOL. 27; NO 8; PP. 1368-1373; BIBL. 8 REF.Article

REALISATION D'UNE STRUCTURE TEST PERMETTANT DE CONTROLER ET D'AMELIORER LES PERFORMANCES DE CIRCUITS COMPLEXES MOS GRILLE SILICIUM.GILLES J.1976; DGRST-7570667; FR.; DA. 1976; PP. 1-34; H.T. 4; (RAPP. FINAL, ACTION CONCERTEE: COMPOSANTS CIRCUITS MICROMINIATURISES)Report

AN INTEGRATED NMOS OPERATIONAL AMPLIFIER WITH INTERNAL COMPENSATION.TSIVIDIS YP; GRAY PR.1976; I.E.E.E. J. SOLID-STATE CIRCUITS; U.S.A.; DA. 1976; VOL. 11; NO 6; PP. 748-753; BIBL. 5 REF.Article

A HIGH-SPEED 4-BIT MICROPROCESSOR IN N-CHANNEL SILICON GATE TECHNOLOGY.BROMME I; PAULMICHL E; PFRENGER C et al.1976; SIEMENS FORSCH.-U. ENTWICKL.-BER.; DTSCH.; DA. 1976; VOL. 5; NO 6; PP. 319-323; ABS. ALLEM.; BIBL. 8 REF.Article

A MULTI-CHANNEL FET WITH A NEW DIFFUSION TYPE STRUCTURE.OZAWA O; AOKI K.1976; JAP. J. APPL. PHYS.; JAP.; DA. 1976; VOL. 15; SUPPL. 1; PP. 171-177; BIBL. 13 REF.; (CONF. SOLID STATE DEVICES. 7. PROC.; TOKYO; 1975)Conference Paper

A VERY SIMPLE AL-GATE TECHNOLOGY FOR HIGH PERFORMANCE LSI CIRCUITSDE SOUZA JP; CHARRY E; SWART JW et al.1983; INTERNATIONAL JOURNAL OF ELECTRONICS THEORETICAL & EXPERIMENTAL; ISSN 0020-7217; GBR; DA. 1983; VOL. 54; NO 1; PP. 155-159; BIBL. 3 REF.Article

NEW READ-OUT MODE IN LIGHT-SENSITIVE FLOATING GATE MOS MEMORYANDO T; YAMASAKI H.1982; ELECTRON DEVICE LETT.; ISSN 0193-8576; USA; DA. 1982; VOL. 3; NO 4; PP. 83-85; BIBL. 5 REF.Article

ELECTRICAL MEASUREMENT OF FEATURE SIZES IN MOS SI²-GATE VLSI TECHNOLOGYTAKACS D; MUELLER W; SCHWABE U et al.1980; IEEE J. SOLID-STATE CIRCUITS; ISSN 0018-9200; USA; DA. 1980; VOL. 15; NO 4; PP. 433-438; BIBL. 8 REF.Article

STRESS-SENSITIVE PROPERTIES OF SILICON-GATE MOS DEVICESMIKOSHIBA H.1981; SOLID-STATE ELECTRON.; ISSN 0038-1101; GBR; DA. 1981; VOL. 24; NO 3; PP. 221-232; BIBL. 13 REF.Article

A MOS INVERTER CIRCUIT WITH POLY-SI SELF-ALIGNED GATE FOR EDUCATIONAL PURPOSES TO ENGINEERING STUDENTSSHOHNO K.1979; TRANS. INST. ELECTRON. COMMUN. ENG. JPN., E; JPN; DA. 1979; VOL. 62; NO 9; PP. 590-594; BIBL. 7 REF.Article

A NOTE ON THE IMPLEMENTATION OF THREE-VALUED UNARY OPERATORS WITH C-MOS INTEGRATED CIRCUITSHUERTAS JL; ACHA JI; CARMONA JM et al.1979; INTERNATION. J. ELECTRON.; GBR; DA. 1979; VOL. 46; NO 2; PP. 205-208; BIBL. 6 REF.Article

AMELIORATION DE LA COMPACITE DES MEMOIRES MOS PAR UNE TECHNOLOGIE DE GRILLE SILICIUM A DEUX NIVEAUXTONNEL EUGENE.1977; ; FRA; DA. 1977; DGRST/76 7 0653; 34 P.; 30 CM; BIBL. 5 REF.; ACTION CONCERTEE: COMPOSANTS ET CIRCUITS MICROMINIATURISESReport