A MONOLITHIC 200-V CMOS ANALOG SWITCH.PLUMMER JD; MEINDL JD.1976; I.E.E.E. J. SOLID-STATE CIRCUITS; U.S.A.; DA. 1976; VOL. 11; NO 6; PP. 809-817; BIBL. 14 REF.Article

A model for the lateral junction contour of double-diffused Gaussian profilesKASLEY, K. L; OLESZEK, G. M; ZIGADLO, J. P et al.I.E.E.E. transactions on electron devices. 1984, Vol 31, Num 9, pp 1341-1343, issn 0018-9383Article

Reliability assessment of integrated power transistors : Lateral DMOS versus vertical DMOSMOENS, P; VAN DEN BOSCH, G.Microelectronics and reliability. 2008, Vol 48, Num 8-9, pp 1300-1305, issn 0026-2714, 6 p.Conference Paper

Novel STI scheme and layout design to suppress the kink effect in LDMOS transistorsLEI WANG; JUN WANG; RUI LI et al.Semiconductor science and technology. 2008, Vol 23, Num 7, issn 0268-1242, 075025.1-075025.5Article

COMPUTER ANALYSIS OF THE DOUBLE-DIFFUSED MOS TRANSISTOR FOR INTEGRATED CIRCUITSLIN MC; JONES WN.1973; I.E.E.E. TRANS. ELECTRON DEVICES; U.S.A.; DA. 1973; VOL. 20; NO 3; PP. 275-283; BIBL. 5 REF.Serial Issue

OPTIMUM LOAD DEVICE FOR DMOS INTEGRATED CIRCUITS.HUNG CHANG LIN; HALSOR JL; BENZ HF et al.1976; I.E.E.E. J. SOLID-STATE CIRCUITS; U.S.A.; DA. 1976; VOL. 11; NO 4; PP. 443-452; BIBL. 7 REF.Article

Advanced DMOS memory cell using a new isolation structureTERADA, K; ISHIJIMA, T; SUZUKI, S et al.I.E.E.E. transactions on electron devices. 1984, Vol 31, Num 9, pp 1308-1313, issn 0018-9383Article

Class D digital power amp (PurePath Digital<^TM>) high Q musical contentNEESGAARD, C; ANTLEY, R; EFLAND, T et al.International Symposium on Power Semiconductor Devices & ICs. 2004, pp 97-100, isbn 4-88686-060-5, 4 p.Conference Paper

A high-power high-gain VD-MOSFET operating at 900 MHzISHIKAWA, O; ESAKI, H.I.E.E.E. transactions on electron devices. 1987, Vol 34, Num 5, pp 1157-1162, issn 0018-9383, 2Article

Gate current in 0•75μm N-channel MOSFETs with doubly diffused drainWATTS, R. K; MANCHANDA, L; JOHNSTON, R. L et al.Electronics Letters. 1987, Vol 23, Num 9, pp 468-469, issn 0013-5194Article

UIS-failure for DMOS Power TransistorsDECKELMANN, A. Icaza; WACHUTKA, G; HIRLER, F et al.ESSCIRC 2002 : European solid-state circuits conferenceEuropean solid-state device research conference. 2002, pp 459-462, isbn 88-900847-8-2, 4 p.Conference Paper

Thermal networks for electro-thermal analysis of power devicesCODECASA, Lorenzo; D'AMORE, Dario; MAFFEZZONI, Paolo et al.Microelectronics journal. 2001, Vol 32, Num 10-11, pp 817-822, issn 0959-8324Article

Modélisation des transistors MOS de puissance pour l'électronique de commutation = Modelling of power MOSFET transistor for switching applicationsAubard, Laurent; Ferrieux, Jean-Paul.1999, 152 p.Thesis

Role of source N+ N- structure in parasitic bipolar action of lightly doped short-channel mosfetsJANKOVIC, N. D.Electronics Letters. 1987, Vol 23, Num 9, pp 461-463, issn 0013-5194Article

A mixed CMOS-DMOS JFET technology for switching circuits high voltage output stagesPODMIOTKO, W. J; BAKOWSKI, A.Microelectronics and reliability. 1987, Vol 27, Num 1, pp 33-37, issn 0026-2714Article

A THEORETICAL AND EXPERIMENTAL STUDY OF DMOS ENHANCEMENT/DEPLETION LOGIC. = ETUDE THEORIQUE ET EXPERIMENTALE DE LA LOGIQUE MOS A DOUBLE DIFFUSION UTILISANT DES TRANSISTORS A ENRICHISSEMENT ET A DEPLETIONDECLERCQ MJ; LAURENT T.1977; I.E.E.E.J. SOLID-STATE CIRCUITS; U.S.A.; DA. 1977; VOL. 12; NO 3; PP. 264-270; BIBL. 17 REF.Article

NONUNIFORM PULSE CODE MODULATION ENCODER USING DOUBLE POLYSILICON TECHNOLOGYCOMPEERS J; DE MAN HJ.1978; I.E.E.E. J. SOLID-STATE CIRCUITS; USA; DA. 1978; VOL. SC13; NO 3; PP. 298-302; BIBL. 10 REF.Article

Compact Model of Impact Ionization in LDMOS TransistorsWEI YAO; GILDENBLAT, Gennady; MCANDREW, Colin C et al.I.E.E.E. transactions on electron devices. 2012, Vol 59, Num 7, pp 1863-1869, issn 0018-9383, 7 p.Article

Analysis of Snapback Phenomena in VDMOS Transistor having the High Second Breakdown Current: A High ESD Mechanism Analysis : Electronics, Information and SystemsHATASAKO, Kenichi; YAMAMOTO, Fumitoshi; UENISHI, Akio et al.IEEJ transactions on electrical and electronic engineering. 2009, Vol 4, Num 6, pp 720-724, issn 1931-4973, 5 p.Article

On the electrical SOA of integrated vertical DMOS transistorsMOENS, P; REYNDERS, K.IEEE electron device letters. 2005, Vol 26, Num 4, pp 270-272, issn 0741-3106, 3 p.Article

Robust and area-efficient nLDMOS-SCR with waffle layout structure for high-voltage ESD protectionZHENG, J; HAN, Y; WONG, H et al.Electronics letters. 2012, Vol 48, Num 25, pp 1629-1630, issn 0013-5194, 2 p.Article

700 V ultra-low on-resistance DB-nLDMOS with optimised thermal budget and neck regionKUN MAO; MING QIAO; ZHAOJI LI et al.Electronics letters. 2014, Vol 50, Num 3, pp 209-211, issn 0013-5194, 3 p.Article

A Physics-Based Analytical 1/f Noise Model for RESURF LDMOS Transistors : ADVANCED MODELING OF POWER DEVICES AND THEIR APPLICATIONSIQBAL MAHMUD, M; CELIK-BUTLER, Zeynep; PINGHAI HAO et al.I.E.E.E. transactions on electron devices. 2013, Vol 60, Num 2, pp 677-683, issn 0018-9383, 7 p.Article

Linear Drain Current Degradation of ps-LDMOS Transistor Under I_submax and I_gmax StressWEIFENG SUN; SIYANG LIU; TINGTING HUANG et al.IEEE electron device letters. 2013, Vol 34, Num 8, pp 1032-1034, issn 0741-3106, 3 p.Article

Optimization of lateral double-diffused MOS transistors in 0.18 μm bipolar-CMOS-DMOS technology for wide-voltage applicationsCHOI, Y. O; KIM, S. Y.Semiconductor science and technology. 2010, Vol 25, Num 11, issn 0268-1242, 115002.1-115002.10Article