Grammar-based hardware synthesis from port-size independent specifications
- Auteur
- ÖBERG, J1 ; KUMAR, A2 ; HEMANI, A1
[1] ESDLab, Department of Electronics, Royal Institute of Technology (KTH), Stockholm, Sweden
[2] Department of Computer Science, Indian Institute of Technology, New Delhi, India - Source
IEEE transactions on very large scale integration (VLSI) systems. 2000, Vol 8, Num 2, pp 184-194 ; ref : 27 ref
- ISSN
- 1063-8210
- Domaine scientifique
- Electronics
- Editeur
- Institute of Electrical and Electronics Engineers, Piscataway, NJ
- Pays de publication
- United States
- Type de document
- Article
- Langue
- English
- Mot clé (fr)
- Appui Entrée sortie Essai Etude expérimentale Exploration Grammaire Maintenance Matériel(informatique) Méthodologie Spécification Transmission asynchrone
- Mot clé (en)
- Support(construction) Input output Test Experimental study Exploration Grammar Maintenance Computer hardware Methodology Specification Asynchronous transmission
- Mot clé (es)
- Apoyo Entrada salida Ensayo Estudio experimental Exploración Gramática Mantenimiento Material (informática) Metodología Especificación Transmisión asincrónica
- Classification
- Pascal
- 001 Sciences exactes et technologie / 001D Sciences appliquees / 001D03 Electronique / 001D03J Matériel informatique / 001D03J01 Généralités
- Discipline
- Electronics
- Provenance
- Inist-CNRS
- Base de données
- PASCAL
- Identifiant INIST
- 1337075
Sauf mention contraire ci-dessus, le contenu de cette notice bibliographique peut être utilisé dans le cadre d’une licence CC BY 4.0 Inist-CNRS / Unless otherwise stated above, the content of this bibliographic record may be used under a CC BY 4.0 licence by Inist-CNRS / A menos que se haya señalado antes, el contenido de este registro bibliográfico puede ser utilizado al amparo de una licencia CC BY 4.0 Inist-CNRS
Accès au Document
Installer sur votre navigateur
DOI
10.1109/92.831438 
https://dx.doi.org/10.1109/92.831438
"O:13:\"PanistOpenUrl\":36:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000idc\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:17:\"10.1109\/92.831438\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:74:\"Grammar-based hardware synthesis from port-size independent specifications\";s:9:\"\u0000*\u0000jtitle\";s:64:\"IEEE transactions on very large scale integration (VLSI) systems\";s:9:\"\u0000*\u0000stitle\";s:51:\"IEEE trans. on very large scale integr. (VLSI) syst\";s:7:\"\u0000*\u0000date\";s:4:\"2000\";s:9:\"\u0000*\u0000volume\";s:1:\"8\";s:8:\"\u0000*\u0000issue\";s:1:\"2\";s:8:\"\u0000*\u0000spage\";s:3:\"184\";s:8:\"\u0000*\u0000epage\";s:3:\"194\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"1063-8210\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:6:\"\u00d6BERG\";s:10:\"\u0000*\u0000aufirst\";s:1:\"J\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:2:{i:0;s:8:\"KUMAR, A\";i:1;s:9:\"HEMANI, A\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:74:\"Grammar-based hardware synthesis from port-size independent specifications\";s:8:\"\u0000*\u0000place\";s:14:\"Piscataway, NJ\";s:6:\"\u0000*\u0000pub\";s:49:\"Institute of Electrical and Electronics Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Accès par Panist
"O:12:\"IstexOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:17:\"10.1109\/92.831438\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:74:\"Grammar-based hardware synthesis from port-size independent specifications\";s:9:\"\u0000*\u0000jtitle\";s:64:\"IEEE transactions on very large scale integration (VLSI) systems\";s:9:\"\u0000*\u0000stitle\";s:51:\"IEEE trans. on very large scale integr. (VLSI) syst\";s:7:\"\u0000*\u0000date\";s:4:\"2000\";s:9:\"\u0000*\u0000volume\";s:1:\"8\";s:8:\"\u0000*\u0000issue\";s:1:\"2\";s:8:\"\u0000*\u0000spage\";s:3:\"184\";s:8:\"\u0000*\u0000epage\";s:3:\"194\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"1063-8210\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:6:\"\u00d6BERG\";s:10:\"\u0000*\u0000aufirst\";s:1:\"J\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:2:{i:0;s:8:\"KUMAR, A\";i:1;s:9:\"HEMANI, A\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:74:\"Grammar-based hardware synthesis from port-size independent specifications\";s:8:\"\u0000*\u0000place\";s:14:\"Piscataway, NJ\";s:6:\"\u0000*\u0000pub\";s:49:\"Institute of Electrical and Electronics Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Accès par Istex
"O:16:\"UnpaywallOpenUrl\":35:{s:8:\"\u0000*\u0000email\";s:27:\"assistance-portail@inist.fr\";s:6:\"\u0000*\u0000fmt\";N;s:6:\"\u0000*\u0000doi\";s:17:\"10.1109\/92.831438\";s:6:\"\u0000*\u0000pii\";N;s:7:\"\u0000*\u0000pmid\";N;s:9:\"\u0000*\u0000atitle\";N;s:9:\"\u0000*\u0000jtitle\";N;s:9:\"\u0000*\u0000stitle\";N;s:7:\"\u0000*\u0000date\";N;s:9:\"\u0000*\u0000volume\";N;s:8:\"\u0000*\u0000issue\";N;s:8:\"\u0000*\u0000spage\";N;s:8:\"\u0000*\u0000epage\";N;s:8:\"\u0000*\u0000pages\";N;s:7:\"\u0000*\u0000issn\";N;s:8:\"\u0000*\u0000eissn\";N;s:9:\"\u0000*\u0000aulast\";N;s:10:\"\u0000*\u0000aufirst\";N;s:9:\"\u0000*\u0000auinit\";N;s:10:\"\u0000*\u0000auinitm\";N;s:5:\"\u0000*\u0000au\";N;s:9:\"\u0000*\u0000aucorp\";N;s:7:\"\u0000*\u0000isbn\";N;s:8:\"\u0000*\u0000coden\";N;s:8:\"\u0000*\u0000genre\";N;s:7:\"\u0000*\u0000part\";N;s:9:\"\u0000*\u0000btitle\";N;s:8:\"\u0000*\u0000title\";N;s:8:\"\u0000*\u0000place\";N;s:6:\"\u0000*\u0000pub\";N;s:10:\"\u0000*\u0000edition\";N;s:9:\"\u0000*\u0000tpages\";N;s:9:\"\u0000*\u0000series\";N;s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";N;}"
Accès par Unpaywall
"O:16:\"EuropePMCOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:17:\"10.1109\/92.831438\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:74:\"Grammar-based hardware synthesis from port-size independent specifications\";s:9:\"\u0000*\u0000jtitle\";s:64:\"IEEE transactions on very large scale integration (VLSI) systems\";s:9:\"\u0000*\u0000stitle\";s:51:\"IEEE trans. on very large scale integr. (VLSI) syst\";s:7:\"\u0000*\u0000date\";s:4:\"2000\";s:9:\"\u0000*\u0000volume\";s:1:\"8\";s:8:\"\u0000*\u0000issue\";s:1:\"2\";s:8:\"\u0000*\u0000spage\";s:3:\"184\";s:8:\"\u0000*\u0000epage\";s:3:\"194\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"1063-8210\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:6:\"\u00d6BERG\";s:10:\"\u0000*\u0000aufirst\";s:1:\"J\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:2:{i:0;s:8:\"KUMAR, A\";i:1;s:9:\"HEMANI, A\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:74:\"Grammar-based hardware synthesis from port-size independent specifications\";s:8:\"\u0000*\u0000place\";s:14:\"Piscataway, NJ\";s:6:\"\u0000*\u0000pub\";s:49:\"Institute of Electrical and Electronics Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Accès par Europe PubMed Central
"O:11:\"BaseOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:17:\"10.1109\/92.831438\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:74:\"Grammar-based hardware synthesis from port-size independent specifications\";s:9:\"\u0000*\u0000jtitle\";s:64:\"IEEE transactions on very large scale integration (VLSI) systems\";s:9:\"\u0000*\u0000stitle\";s:51:\"IEEE trans. on very large scale integr. (VLSI) syst\";s:7:\"\u0000*\u0000date\";s:4:\"2000\";s:9:\"\u0000*\u0000volume\";s:1:\"8\";s:8:\"\u0000*\u0000issue\";s:1:\"2\";s:8:\"\u0000*\u0000spage\";s:3:\"184\";s:8:\"\u0000*\u0000epage\";s:3:\"194\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"1063-8210\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:6:\"\u00d6BERG\";s:10:\"\u0000*\u0000aufirst\";s:1:\"J\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:2:{i:0;s:8:\"KUMAR, A\";i:1;s:9:\"HEMANI, A\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:74:\"Grammar-based hardware synthesis from port-size independent specifications\";s:8:\"\u0000*\u0000place\";s:14:\"Piscataway, NJ\";s:6:\"\u0000*\u0000pub\";s:49:\"Institute of Electrical and Electronics Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Accès par Base Search
"O:12:\"ArXivOpenUrl\":35:{s:10:\"\u0000*\u0000openUrl\";N;s:6:\"\u0000*\u0000fmt\";s:7:\"journal\";s:6:\"\u0000*\u0000doi\";s:17:\"10.1109\/92.831438\";s:6:\"\u0000*\u0000pii\";s:0:\"\";s:7:\"\u0000*\u0000pmid\";s:0:\"\";s:9:\"\u0000*\u0000atitle\";s:74:\"Grammar-based hardware synthesis from port-size independent specifications\";s:9:\"\u0000*\u0000jtitle\";s:64:\"IEEE transactions on very large scale integration (VLSI) systems\";s:9:\"\u0000*\u0000stitle\";s:51:\"IEEE trans. on very large scale integr. (VLSI) syst\";s:7:\"\u0000*\u0000date\";s:4:\"2000\";s:9:\"\u0000*\u0000volume\";s:1:\"8\";s:8:\"\u0000*\u0000issue\";s:1:\"2\";s:8:\"\u0000*\u0000spage\";s:3:\"184\";s:8:\"\u0000*\u0000epage\";s:3:\"194\";s:8:\"\u0000*\u0000pages\";s:0:\"\";s:7:\"\u0000*\u0000issn\";s:9:\"1063-8210\";s:8:\"\u0000*\u0000eissn\";s:0:\"\";s:9:\"\u0000*\u0000aulast\";s:6:\"\u00d6BERG\";s:10:\"\u0000*\u0000aufirst\";s:1:\"J\";s:9:\"\u0000*\u0000auinit\";s:0:\"\";s:10:\"\u0000*\u0000auinitm\";s:0:\"\";s:5:\"\u0000*\u0000au\";a:2:{i:0;s:8:\"KUMAR, A\";i:1;s:9:\"HEMANI, A\";}s:9:\"\u0000*\u0000aucorp\";s:0:\"\";s:7:\"\u0000*\u0000isbn\";s:0:\"\";s:8:\"\u0000*\u0000coden\";s:0:\"\";s:8:\"\u0000*\u0000genre\";s:7:\"article\";s:7:\"\u0000*\u0000part\";s:0:\"\";s:9:\"\u0000*\u0000btitle\";s:0:\"\";s:8:\"\u0000*\u0000title\";s:74:\"Grammar-based hardware synthesis from port-size independent specifications\";s:8:\"\u0000*\u0000place\";s:14:\"Piscataway, NJ\";s:6:\"\u0000*\u0000pub\";s:49:\"Institute of Electrical and Electronics Engineers\";s:10:\"\u0000*\u0000edition\";s:0:\"\";s:9:\"\u0000*\u0000tpages\";s:0:\"\";s:9:\"\u0000*\u0000series\";s:0:\"\";s:8:\"\u0000*\u0000proxy\";s:30:\"http:\/\/proxyout.inist.fr:8080\/\";s:12:\"\u0000*\u0000integrite\";b:1;}"
Accès par arXiv
